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VOLUME I
SUMMARY
Sixteen monolithic digital microcircuit types, representing prevalent
logic configurations, functions, and construction methods, were exposed to a
3-Mev electron environment until failure. The electron fluence at which failure
first occurred varied from the low value of 7 x 1014 e/cm 2 to the high of
1.8 x 1016 e/cm 2. Each microcircuit type was represented by four test groups,
each containing five circuits. One test group was maintained as a control.
The other three were irradiated under different electrical conditions: non-
energized; dynamic a-c operation; and worst-case static operation.
The over-all purpose of this program was to determine
(i) Whether or not any class of microcircuits, as dis-
tinguished by logic configuration, function, or
construction method, is inherently superior to others
in the radiation environment.
(2) What, if any, steps the system designer can take to
prolong the useful life of the microcircuits in the
radiation environment.
(3) What physical-property and component changes are the
responsible mechanisms for the device parametric changes,
and what steps can be taken by the fabricator to improve
microcircuit radiation resistance.
(4) What effect the electrical condition of the microcircuits
during irradiation has on the radlatlon-lnduced
degradation.
The results of the experiment are discussed below.
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Effects Versus Microcircuit Class
The experiment has demonstrated that the predominant mechanism of
microcircuit failure is the degradation of transistor gain and its effect on
the circuit properties. The prevalent mode of failure is an increase in the
saturation voltage of one or more transistors at the output of the micro-
circuit. Usually this increase will raise the logical "zero" voltage to the
point of failure. In some cases, however, both output logical levels are
determined by a transistor saturation voltage (active output situation) and
a decrease in the logical "one" voltage to the point of failure may precede
the increase in V to failure.
zero
There is no evidence to indicate that any logic configuration,
function, or construction method is inherently superior to another. This
is demonstrated in Tables i and 2, where circuit characteristics for gates
and flip-flops are listed in order of increasing radiation resistance. It is
clear, however, that the construction of the transistor and the tolerance of
the microcircuit design to transistor-gain degradation are of great sig-
nificance to the radiation response of the microcircuit. The transistors
should be optimized with respect to gain and frequency response; this suggests
high fT for radiation-resistant designs. One might expect the radiation tolerance
of the microcircuits to increase with increasing microcircuit speed. This is
true to a limited degree, as shown in Tables I and 2. The exceptions occur
because the circuit speeds are not necessarily transistor limited and because
some designs have a greater design margin to gain degradation than others.
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TABLEi. ELECTRONFLUENCEAT FIRSTFAILUREFORGATESTESTED
Typical
Failure Fluence, Propagation Logic Construction Circuit
1014 e/cm2 Delay, ns Configuration Function Method Code
7 150 RCTL NOR Diffused F-I
17 12 RTL NOR Epitaxial A-I
25 40 RTL NOR Epitaxial A-2
33 25 DTL NAND Diffused F-3
84 30 DTL NAND Diffused C-I
i00 43 DTL NAND Epitaxial A-5
130 6 ECL NOR Epitaxial B-I
180 9 T2L NAND Epitaxial E-5
TABLE2. ELECTRONFLUENCEAT FIRSTFAILUREFORFLIP-FLOPSTESTED
Typical
Failure Fluence, Clock Logic Construction
1014 e/cm2 Rate, mc Configuration Type Method
Circuit
Code
12 1.0 RCTL RS Diffused
22 i0.0 RTL JK Epitaxial
50 4._ DTL JK Diffused
55 14.0(a) ECL dcRS Epitaxial
74 12.0(a) DTL RS Diffused
77 I0.0 T2L RS Epitaxial
93 _.5 RTL D Epitaxial
ii0 8.0 DTL JK Epitaxial
F-2
A-3
F-4
B-2
C-2
E-4
A-4
A-6
(a) Estimated
VDesign Considerations
It appears true without exception that reduction is permissible fan-out
will increase the longevity of microcircuits in a steady-state radiation envir-
onment. In the case of microcircuits with "sink" load characteristics (DTL, T2L)
the reduction in fan-out will directly lower the gain requirements of the out-
put transistors. For circuits with "source" load characteristics (RTL, RCTL,
ECL), it will divert more input current into the remaining load circuits and
reduce the gain requirements of the load circuits.
Theory predicts that modest decreases in the fan-out can provide
relatively large increases in microcircuit longevity, depending upon the excess
of initial transistor gain over that required by the circuit. However, the
experimental data was not of the type to allow verification of this.
In many cases the input threshold voltages will increase substantially
as the output low-level voltage increases. Thus some degree of compensation is
possible, but provision must be made at the subsystem interfaces to accept the
changed logic levels. This step usually requires reducing the noise margin,
thus environment and design tradeoffs are involved.
Microcircuit failure will occur first at the low-temperature extreme.
Additional operating life may therefore be obtained if the temperature environ-
ment can be controlled.
Physical-Proper ty Changes
The results of the experiment have generally validated the first-order
theory as discussed at the beginning of the "Analysis of Data" section. The
vi
data point to minority-carrier lifetime degradation as the principal radiation
effect. The principal element it affects is the transistor. Thus the most
significant area for improvement by the fabricator is in increasing transistor
fT and circuit margins with respect to gain.
Once the transistor and circuit margins have been improved as much
as practical, it becomes feasible to consider the use of design compensation.
It has been shown, for example, that resistor increases can be magnified by
the use of higher resistivity material. This effect, and others, could pos-
sibly be used to "track" radiation changes over some period of exposure.
Effects of Electrical Condition
In many of the circuits no statistically significant differences were
observed among the irradiated test groups. The differences were masked some-
what by the high variability resulting from the small sample size. However,
where differences were noted, the nonenergized circuits generally experienced
the greatest degradation. In several cases, the differences were of practical
significance. It is unlikely that significant annealing of bulk defects
occurred at the power levels of the enrgized circuits. The possibility of
surface defects cannot be discounted; however, no pertinent data to confirm
this possibility were obtained for nonenergized circuits. If surface defects
contribute to the problem, the nonenergized circuits may exhibit extensive
temporary radiation effects during and just after irradiation. It appears
desirable to undertake measurements irmnediately following radiation exposure
to determine the extent of such temporary effects on nonenergized circuits.
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wINTRODUCTION
The use of microcircuits in electronic systems has become extremely
important. The potential advantages of high reliability, small size and weight,
and low cost make these devices particularly attractive for space applications.
Because these devices are relatively new to this field, there is not much in-
formation on their behavior in a space environment. It was, then, the general
purpose of this study to fill this gap of information by evaluating the
performance of various microcircuits in a radiation environment similar to
that of the trapped electron field of the earth. The evaluation was limited
to silicon monolithic microcircuitry of a digital form. Sixteen device types
(eight gates and eight flip-flops) representing five different manufacturers
were studied. The specific objective of this study was to evaluate the per-
formance of the devices as a function of radiation exposure by characterizing
the microcircuits with respect to critical parameters that determine their
performance in systems applications and that can be readily correlated with
fundamental device parameters, irradiating the devices in a 3-Mev electron
environment with appropriate measurements being made during the radiation
exposure, repeating the initial characterization measurements, and analyzing
the data obtained in an appropriate manner.
TECHNICAL DISCUSSION
General
In pursuing the evaluation of silicon integrated microcircuits, an
over-all program plan, illustrated in Figure I, was followed. Of primary
-2-
importance in the evaluation of these devices in the radiation environment is
the initial and final electrical characterization. The nature and the extent
of this characterization is discussed in detail under the section entitled
"Charact er izat ion".
Since it is of interest to determine the modeof interaction between
the incident radiation and the microcircuits, and the duration and degree of
permanencyof any deleterious effects that occur, it was desirable to monitor
the electrical characteristics of the microcircuits while under, and immedi-
ately after, radiation exposure. The inability to manipulate the microcircuits
and the relatively short irradiation period madeit necessary to limit the
measurementsto a few selected parameters that would be most indicative of the
electrical conditions of the microcircuits. To accomplish this objective,
the 20 devices of each type were grouped in the following manner: 5 devices
were held as control samples (not irradiated), 5 devices were irradiated but
not operated, and i0 devices were irradiated in an operating condition such as
a part of a counter or oscillator, or in a static operating condition. The
electrical characteristics which were then monitored were the output levels
and frequency of oscillation or counts. A detailed discussion of the monitoring
during irradiation is presented in Appendix II, "Monitoring and Test Configur-
ations During Irradiation". Postirradiation observation was continued until
the parameter drift was no longer pronounced. The devices then underwent a
postcharacterization similar to the initial one.
As shownin Figure I, the results of the characterization measure-
ments and the test configuration observations were analyzed in order to reach
conclusions regarding the relative performance under radiation of the several
classes of microcircuits considered. The final products of these last steps
I V
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appear in the sections entitled "Analysis of Data" and "Conclusions and
Rec On,he nd at ion s" •
Selection of Microcircuits
In an attempt to achieve a full realization of the potential advantages
of silicon integrated microcircuits for space-systems applications, there
appeared to be three specific areas which needed investigating. First, of
the many classes of silicon integrated microcircuits available, are any
classes inherently superior in performance under this environment? (The term
class as used in this discussion refers to specific types under a general
classification, i.e., manufacturer, fabrication technology, logic organization,
and function.) Second, can calculated decisions be made for selecting other
than optimum microcircuits with respect to radiation in order to meet other
system constraints, such as power limitations? Third, what research and
development can be undertaken to achieve microcircuits that are more resistant
to the space radiation environment.
The first two questions require information as to the relative effects
of radiation on the various classes. The third question requires knowledge
of the nature of interaction between the incident radiation and the micro-
circuit in the form of specific device parametric data.
It is apparent that judicious selection of the classes to be studied
is quite significant to the attainment of the program objectives. In
selecting the devices for study, an effort was made to select those microcircuit
types which
(i) Provided a maximum coverage in terms of classes
W-5-
(2) Were representative of microcircuits within their respective
classes
(3) Were currently available from production in stock quantities.
The constraints in this selection were the size of the program and the need to
use a reasonable number of each type for exposure and control to obtain a
solid indication of typical performance capability of each class. The selection
of microcircuits used in this study (shown in Table 3) was based on a broad
coverage of types classified by fabrication techniques, logic configuration,
and function. An additional consideration was the design of the microcircuits
with the type classifications considered under each of the classes.
Historically, the triple-diffusion planar process was the original
technique used to make silicon integrated microcircuits in large quantities.
It is still used extensively by many manufacturers for low- to moderate-
speed devices, and especially for cases of high circuit complexity. In this
process the substrate material is normally used for the collectors of the
transistors constructed. Diffusion from the bottom of the substrate and from
selected areas on the top of the substrate isolate particular substrate regions,
into which subsequent diffusions complete the transistors and form other com-
ponents. The substrate must be quite thin (less than 5 mils) in order for the
isolation diffusion from the bottom of the substrate to be effected in a
reasonable length of time. It should also be noted that selection of material
resistivity is based on a compromise between the need for low saturation
resistance (low resistivity desired) and low collector isolation capacitance
(high resistivity desired). This consideration essentially places a speed
limitation on the microcircuits thus formed.
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The planar epitaxial construction was first used in order to elimi-
nate the need for diffusing through the substrate from the bottom. With this
technique, a thin epitaxial film (which becomes the collector) is grown on a
substrate of opposite type doping. Thus isolation of collector regions can
be effected solely by diffusion from the top of the film through to the
substrate. The remainder of the process is analogous to the triple-diffusion
process. A later version of this technique makes use of a predeposit
diffusion of very low resistivity in areas over which the collectors are
formed by subsequent epitaxy and isolation. This low resistivity under layer
provides a reduction in collector saturation resistance. Thus the actual collec-
tor material resistivity can be made higher to reduce the isolation capacitance.
At the present time, six basic logic configurations are employed in
compatible digital microcircuit lines. These six types are enumerated below:
(I) Direct-Coupled Transistor Logic (DCTL)
(2) Resistor-Transistor Logic (RTL)
(3) Resistor-Capacitor-Transistor Logic (RCTL)
(4) Diode-Transistor Logic (DTL)
(5) Transistor-Transistor Logic (T2L)
(6) Emitter-Coupled Logic (ECL).
The similarities and differences among these types may be best under-
stood by comparing typical gates from each. Basic NAND/NOR gates from the six
categories are shown in Figure 2. It is apparent from this figure that the
first three types are similar in configuration. In the case of the DCTL gate,
signal levels are connected directly to transistors in parallel. Base resistors
are added in the RTL case to alleviate current hogging and increase fan-out,
but with some loss in speed. In the RCTL case, speed-up capacitors are used to
AA
A
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B
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B
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DCTL
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supply recombination current to the stored minority charges within the
transistors. Radiation data on any one of these three configurations can
be used to infer characteristics of the other two. Thus for the purpose of
this study, Types I, 2, and 3 are considered together and termed "RTL and
similar types".
The next two types are also similar in operation. In the case of
the DTL gate, the output of the diode "AND" gate is inverted by the output
transistor. The two series diodes provide off-set for high noise immunity.
The T2L gate makes use of a multiple emitter transistor for the input "AND"
gating. The gain of the input transistor speeds the switching action.
The ECL gate shown in Figure 2f is capable of higher speed than other
types, but requires a stable, fixed reference voltage. The circuit operates
by essentially steering current either through R I or R2, depending on the state
of the inputs.
Several types of functions are available in compatible digital in-
tegrated circuits. These include gating units of varying levels of complexity
such as And, Or, Nand, Nor, Exclusive Or, Half-adder and storage units such as
register and counter circuits (for purposes of classification monostable
multivibr_turs are considered short-term storage units). In order to preserve
the scope of the investigation with respect to fabrication technique and logic
configuration while maintaining a meaningful sample size, attention was directed
to only two function types: the simple NAND/NOR gate and the bistable multi-
vibrator (Flip-Flop).
The NAND/NOR gate is a principal component in most digital systems
and radiation data obtained for this gate will be directly useful. Furthermore
more complex gating units are derived essentially from this basic gate, allowing
inferences to be made applicable to most gating units.
-I0-
Since the maintenance of the integrity of stored information in storage
units is important, study of the flip-flop is clearly desirable. Whereavailable,
a counter-type flip-flop was selected for ease of design into the test
configurations.
Within each class various specific designs can be implemented. For
example, a planar epitaxial RTLNAND/NORgate can be designed for high speed/
high power or low speed/low power. With given transistor dimensions for both
cases and equal radiation exposure, the transistor operating at the lower
level can be expected to undergo a greater per cent change in characteristics
than the one operating at the higher level. On the other hand, the low-power
design can better tolerate parameter variations. This type of consideration
is quite important in reaching decisions for inherently low-power designs used
in space applications, and entered into the microcircuit selection criteria.
Another factor considered was the possible difference under radiation between
a device in a flat package and one in a TO-5 can. The indications were that
the TO-5 cans with their larger volume of enclosed gas would have a higher
probability of ionization effects than the flat packages. Also the flat
packages have the advantage of the ability to be combined into a small over-all
package, a primary reason for their possible selection for use in space
applications. Since it is desirable to limit the numberof variables during
the testing, only flat packages were used for all of the devices. Oneof the
six major categories in Table i was not filled because stock quantities of
microcircuits in this category were unavailable. The basis for selection is
outlined below.
Triple Diffused - RTL. Circuits F-I (gate) and F-2 (flip-flop) were
used for this type. The circuits are RCTL type configuration and relatively slow
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speed. However, they are extremely low-power circuits (2 mv) and of direct
interest for space applications. Because of the base thickness of the
transistors used in the microcircuits, the low level of operation, and the
large resistor values within, these circuits were expected to be sensitive to
radiation exposure.
Triple Diffused - DTL. Two sets were used for this study: Circuits
F-3 (gate) and F-4 (flip-flop) and C-I (gate) and C-2 (flip-flop). The C
circuits are of standard DTL configuration, and are quite representative of
their general type. In previous experiments involving pulse radiation they
have shown high immunity.
The F circuits are modified DTL using both npn and pnp transistors.
They are of interest because of their novel design, in which cor_non pnpn regions
are utilized for both npn and pnp transistors, thereby eliminating some of
the isolation requirements. Both the C and F circuits are comparable in power
dissipation (moderate).
Planar Epitaxial - RTL. Two sets were used for this study: A-I (gate)
and A-3 (flip-flop) and A-2 (gate) and A-4 (flip-flop). These sets represent
moderate- and low-power series, and their relative effects under radiation are
of considerable interest. These sets are also quite representative of the
category; two other manufacturers are licensed to produce these microcircuits.
Planar Epitaxial - DTL. Circuits A-5 (gate) and A-6 (flip-flop) were
used. These circuits are load compensated (non-saturating) DTL. Circuits E-4
(flip-flop) and E-5 (gate) were also used. These circuits are T2L configuration
and are of interest because of their high speed.
-12-
Planar Epitaxial - ECL. Circuits B-I (gate) and B-2 (flip-flop) were
used. These circuits are interesting because of the high speed afforded by
their logic configuration.
Parts
Initially, it was decided that 15 units of each of the microcircuits
listed in Table 3 would be obtained for the study. All manufacturers
considered for the study were personally contacted and expressed their
interest in cooperating with Battelle. The 15 original devices were numbered
from I through 15. Later, but still early in the program, five devices of
each device type were added to the study. These additional devices were pur-
chased from local distributors and were numbered from 16 through 20. After
initial characterization, each set of 20 devices was randomly divided into
four subsets of five devices each. One subset contained the control units,
which were not irradiated. The control samples served as a check on the re-
producibility of the measurement conditions, and as a reference for any change
in the other devices. A second subset, the dynamic test group, was irradiated
either in an oscillator or counter configuration, depending on the device type.
A third subset, the static test group, was irradiated in a test configuration
that permitted both the "on" and "off" output states to be observed during the
irradiation. A fourth subset, the nonenergized test group, was irradiated
without bias. The module numbers included in each grouping are shown in Table 4.
In two cases during initial characterization, devices were inad-
vertantly damaged. The devices were replaced by a local distributor and were
numbered consecutively from 21.
-13-
TABLE4. ARRANGEMENTOFDEVICESDURINGRADIATION
TESTINGBY SAMPLENUMBER
Exceptions
6O
°_
0
6O
r_
0
0
z
O
O
=
O
O
-rq
O
Z
Most Devices
20
3
9
12
5
2
17
I0
7
16
14
13
6
I
19
4
15
ii
F-3
22
19
23
24
9
21
B-I
4
19
(a)
A-6
19
A-I
Ii
17 i0
3
16
17
(a) Single devices were interchanged or replaced for these 4 device types
as indicated.
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Characterization
The characterization serves two purposes:
(I) To determine pertinent changes in device parameters due
to the radiation for design use
(2) To determine the effects of radiation on the individual
components by means of terminal measurements.
The plans for the characterization were developed in three parts.
The first part consists of a schematic of the circuit (Figure 3), general test
conditions, the tests to be performed, and comments of a most general nature.
The second part consists of a general view of the individual tests, as
represented by Figures 4 and 5 of gates and Figures 6 and 7 of flip-flops.
The third part consists of the detailed test plans and data. All three parts
of the characterization plans are presented in Appendixes I and III.
Problems During Characterization
During initial characterization one main problem developed. While
performing Input Logic-Level Test on the F-3 logic gates, three modules were
damaged. After checking over the test procedure and test set-up, the test was
repeated and a fourth module was damaged. Further investigation revealed no
apparent reason for this trouble; however, the test was eliminated and four new
modules were purchased to replace those damaged. The manufacturer examined
the test circuit and a failed circuit and was also unable to explain the failures.
Monitoring During Irradiation
/
In situ monitoring was used to determine the mode of interaction between
the incident radiation and the microcircuits and the duration and degree of
I
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CONDITIONS FOR ALL TESTS:
le
2.
e
4.
T = 25 C.
Where used, power supply voltages of .4.0 v on pin (6) and
-2.0 v on pin (5).
Where used, pin (1) is ground•
Pin (lO) always open.
TESTS TO BE PERFORMED:
I. inpu_ Voltage Levels
2 T• _npu,, Dr_ving Current
3. input LevErage Current
4. Output Driving Current
5. Outpu_ Leakage Current
6. Transient Parameters
7. Resistance Measurements
8. Leal_age Current Between Circuit and Substrate
9. Forward Diode Cha_'acteristics
lO. input Diode Minority-Carrier Lifetime
ll. Isolation Diode Minority-Carrier Lifetime
CO,V/V_ TS:
If negative voltage is on any pin besides pin (5) and pin (1) is ground,
be careful not to%i raw greater than 30 ma.
FIGURE 3. TYPICAL CIRCUIT SCHEMATIC
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CIRCUIT TYPE:
C-1
BASIC CONDITIONS
Temperature ffi25 C
V 6 = +4 volts
V 5 = -2 volts
V I = ground
NOTES
Output logic levels for functionally
static tests are
V ' = 0.600 volts,
vmax zero
min one = 2.0 volts
PARAMETEk
APP.
TEST CONDITIONS
V
min one
Connect to (7); leave (8) and (9) open.
R L = 2 K; R L = 510.
V
max zero
Connect to (7); leave (8) and (9) open.
R L = 2 K; R L = 510.
Drive
Current
Requirement
Leakage
Current
Drive
Current
Capability
Leakage
Current
Rise, Fall,
Storage, and
Delay Times
FIGURE 4.
Connect to (7); leave (8) and (9) open.
Measure at 0.6 volts.
Connect alternately to pin (7), (8), and (9).
VDiod e = +5 volts. Ground pin (2).
Input +2 volts on all diodes. Variable R
on output. Lower R from 2 K down until
Vou t = 0.6 volts. Read current through R.
5 Inputs grounded. V C = +5 volts. Measure I C.
Use R = 2 K. Use P.G. directly at input pin
(7). Pin (8) and (9) not connected.
i l i
CHARACTERIZATION PLAN (GATES)
Sheet 1
PAR,_TER
Resis=ance
Be=ween pin
(6) and (4)
Res is tance
Between pin
(6) and (2)
APP.
TEST
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CIRCUIT TYPE: C-l
i
CONDITIONS
No ouher pins connected.
i i i i i i iii
No o_her pins connected.
i i i iii ii ii
Leakage Curren=
a= pin (2) 8
V 2 " +5
V I " Ground
Forward Vol=age
on Input Diode
Use pins (7) and (2).
I F = 2 ma
Pin (2) anode
Input Diode
Minority-Carrier
Life=ime
i0
Use standard open-circui= decay technique.
Pins (7) and (2) connected. Pin (2) anode.
IF - 2.0 me.
Isolauion Diode Use s=addard open-circui= decay technique. Pins
Minority-Carrier ii (2) and (i) connected. Pin (i) anode.
Lifetime IF - 2.0 ma.
i i i
...... __ ,-.- ,,
_-NG,,NE_-I_--/--_o_ I_-_-
REVIS IONS :
Input Diode and Isola=ion Diode Lifetime Tes=s added 9/17/6&.
FIGURE 5. CHARACTERIZATION PLAN (GATES)
Sheet 2
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CIRCUIT TYPE C-2
BASIC C0hDITIONS NOTES
Temperature 25C, Vcc = +4 volts
V5 = -2 volts, VI = ground.
STANDARD CLOCK PULSE: WIDTH, >On sec ;
REP. RATE, Imc ; AMPLITUDE, 2._ volts
Logic levels for this device are
considered to be _ zero = 0.6 volts and
. max
V one = 2.5 volts.
m2.n
(D
Z
APP
PARAMETER TEST
DIRECT SET-
RESET INPUT
THRESHOLD
DIRECT SET-
RESET INPUT
DRIVING CURRENT
DIRECT SET-
RESET INP_f
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
MINIMUM PULSE
WIDTH AND
HEIGHT (CLOCK
PULSE)
2
I0
COND ITIONS
Complementary input open. Momentarily ground
complementary input and then open. Lower principle
input from high level.
Input grounded.
Input at +5 volts.
Connect standard clock pulse. Complementary
input open. Momentarily ground complementary
input and then open. Lower principle input
from high level.
Input grounded.
DOES NOT APPLY
Connect circuit for counter and apply the
standard clock pulse. First decrease the pulse
width. Return then to the standard clock pulse
and then decrease the pulse height.
FIGURE 6. CHARACTERIZATION PLAN (FLIP-FLOPS)
Sheet I
I CIRCUIT TYPE
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C-k
PARA/_TERS I_PEEP7 CONX)IT IONS
Ob_fPUT ONCE
I VOLTAGE FOR 4
I DR VI GCURRE ,=i
_ I FOR I
DRIVING CURRENt2
I LOADED TO + SUPPLY l 6
I FOR I
. I QANDQ I
1 1 RISE, FALL, I
oI_ I STORAGE, AND I
_i_ l DELAY TIMES I iO
_i_ I FOR l
Resistance between ]
t pi_.s (3) a_d (6), " I
I pins (2) and (6) I 7
I pi_.s (9) and (6) I
I pins (8) and (6) I
I Leakage current from I
_l pin _0) is substrate
_/ [pin (1)]. I 8
_i time for diode between I
_I the circuit and I 9
i suhstrate. [pins (1)
and (2)] I
1
FIGURE 7.
Unloaded.
Output is in high state.
Output is in low state.
pin (3) is positive.
pin (2) is positive
pin (9) is positive
pin (8) is positive
pin _b) is positive
Connect as counter; otherwise unloaded.
Connect diode in the lifetime measuring
c_rcuit [pin (2) is the cathode of the diode[.
DATE:
CHARACTERIZATION PLAN (FLIP-FLOPS)
Sheet 2
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permanency of any deleterious effects that occur. The number of parameters that
can be measured during irradiation is limited by the physical problem of ma-
nipulating devices for specific tests. Therefore, a static test group was used
to provide d-c characteristics and a dynamic group to provide a-c characteristics.
The nonenergized group was not monitored.
Radiation Monitorin_
Figure _a and b, in a most general manner, illustrates both the
static and dynamic test configurations for the NAND/NOR gates. In the static
configuration the five circuits were operated in parallel with input leads
tied together to achieve an inverting function. The output voltage of each
of the gates was recorded, in turn, by the use of a 12-point recorder. The
first five channels of the recorder were used to record the "on" conditions.
On the sixth channel switches were actuated, and the "off" condition prevailed.
The "on" conditions were then reset on the 12th channel. Operating in this
fashion one particular measurement was taken about every 24 seconds. This
allowed, for example, 28 data points to be taken for each unit in each of the
two conditions during the shortest run of about 12 minutes.
The resistor values selected for the two circuit conditions are
dependent upon the characteristics of the logic configuration. For example,
loading on the DTL configuration occurs when the output is low. In this case,
the resistor for the low state was selected to simulate maximum fan-out,
thereby allowing measurement of the saturation voltage characteristics of the
output transistor. The high-state resistors generally were chosen to be com-
parable to the internal load resistor allowing measurement of changes in the
latter.
o!
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The power-supply voltages used were the same as those used during the
characterization. The specific test configurations may be found in Appendix B
according to device type.
The general dynamic test configuration for the NAND/NOR gates is
shown in Figure _b. The gates are connected to form a ring oscillator under
unity fan-out conditions with the frequency of oscillation given by
i
f-
2N_
P
where n is the number of gates (5) and _ is the average propagation delay for
P
a gate. Thus by monitoring the frequency, changes in the time characteristics
can be continuously observed. The specific test configurations are given in
Appendix II.
The general static and dynamic test configuration for the flip-flop
functions are shown in Figure 9. In the static case both high- and low-state
outputs are available, and no switching was required. Considerations similar
to the gate case apply to the selection of these resistor values.
In the dynamic configuration, the flip-flops were connected in a
ripple counter configuration. With the 5 units shown, all counters would
change state every 16th count. Thus the propagation delay for all five units
can be determined by measuring the delay between the 16th clock-pulse input
and the resultant 5th flip-flop output change. The B-2 circuit was one exception
to the above discussion. This flip-flop had no input steering section and
consequently could not be used in a ripple counter without adding extra com-
ponents. Therefore, it was connected in an oscillator configuration. Specific
static and dynamic test configurations for these devices are found in Appendix II,
according to the device type.
+V +V
To
12 point
recorder
<
<
_(
Flip-Flop
Q Rhig h
I
Flip-Flop
Flip-Flop
Flip-Flop
Flip-Flo p
R
low
,_V _--
b
a. Static Configuration
Pulse
Generator__
±
To oscilloscope To oscilloscope
b. Dynamic Configuration
FIGURE9. GENERAL TEST CONFIGURATIONS FOR FLIP-FLOPS
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Radiation Monitorin_ Equipment
The equipment used for the monitoring of the devices is shown in
Figure I0 as it appeared at the accelerator. From left to right are the os-
cilloscope with its picture taking equipment necessary for dynamic measurements,
the pulse generator also necessary for the dynamic measurements, the digital
voltmeter with three power supplies and thermocouple bridge on its top, and
the 12-point recorder with the master switch box sitting on top. The master
switch box was the only piece of equipment specifically built for monitoring
the device parameters. The schematic of this piece of equipment is shown in
Figure ii. The function of the master switch was twofold. First, in the case
of gates it changed the state every sixth count of the recorder; in the case of
the flip-flops connected the outputs to the proper pins of the recorder. Second,
in the case of the gates it changed the load resistor every sixth count, in
sequence with the change in outputs; in the case of the flip-flops it connected
the proper load resistor to the outputs of the devices.
Other Necessary Equipment
The other necessary equipment involves cabling for connecting the
circuits under test to the monitoring equipment, and the test jig for holding the
specimens while in the radiation environment. The experimental set-up used two
cables which were taken through flexible conduit to the circuits. One cable
contained the output wires from the switch box to the circuits. The second
cable contained two thermocouple leads, two coaxial cables, and two 5-wire
cables. The two thermocouples were used so that both the temperature of the
nonoperating and the operating circuits could be monitored during the radiation
-25- 
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FIGURE 10. MONITORING EQUIPMENT 
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exposure. One device in each operating condition was monitored. Two 5-wire
cables were needed to apply voltage to a cathode follower circuit and initially
to connect the radiation detector circuitry to the outside. Extra leads were
included in case extra monitoring was needed or for supplying additional
voltages to the circuits. One cable was used for carrying the output signal
from the oscillator or counter circuit to the monitoring equipment. At the
circuit end of this cable it was necessary to place a cathode follower circuit
to maintain the wave form of the signal. The circuit diagram for the cathode
follower is shown in Figure 12.
The test jig consisted of two aluminum chassis lying side by side with
their open ends up (Figure 13a). The chassis were held in position by an alum-
inum angle clamped to a metal frame below the bucket of the accelerator (Figure 13b).
A braided battery cable connected the housing of the accelerator to the aluminum
chassis as a conlnon ground. The third cable which can be seen coming from the
right side of the chassis in Figure 13b was added early in the test when the
radiation-counter circuitry (explained under the "Radiation Environment" section)
was moved outside. It is a single coaxial cable inside a flexible aluminum
conduit. Figure 13b also clearly shows the covers for the chassis. The covers
consist of soft 5/_-inch aluminum sheet on to which were bolted small aluminum
angles to facilitate cooling. The contents of the test jig are easily recognizable
in Figure 13a. Lying between the two chassis and held in position by four
brass standoffs is the test board. There was a test board for each device type
except for the B-I which had two boards due to its need for a separate voltage
supply circuit to drive the test modules. The board material was Panelyte No.
1615 with a slot down the center into which the devices were fitted. At the
©-28-
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FIGURE 13. TEST J I G  I N  ACCELERATOR 
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right-hand edge of the slot is a hole for access to the apperture of the Faraday
cup. The test boards had one set circuit pattern etched on one side. This
pattern allowed the devices to be soldered to the boards and the proper voltages
and outputs connected to the board through printed-circuit board connects.
The interconnection between the circuits and the connectors were accomplished
by additional wiring. The connectors on both sides of the board contained
the samewiring and in this way the need for manywires crossing back and
forth through the electron beamwas eliminated. Onecrossover was provided
in the chassis and it can be seen at the right-hand side of the chassis.
The crossover was madefrom aluminum stock and had a wall thickness of 5/_ inch.
The cathode follower is in a Minibox and can be seen at the left of the test
board.
Irradiation Procedure
I
I
I
I
I
f
I
I
I
The irradiation procedure consisted essentially of connecting the test
board into the test jig, turning on the power to the devices, observing the
devices through the monitoring equipment to be sure they were operating properly,
and then turning on the accelerator. After the accelerator was on the operating
time and temperature of the devices were monitored. Any observations which
would be helpful in later analysis of the data were recorded on the recorder
chart, pictures were taken of the characteristics of dynamically operating
devices through the oscilloscope, and the statically operating device parameters
were monitored. Generally, the exposures were terminated shortly after the first
device failure occurred. The monitoring equipment and devices were kept operating
until there appeared to be no further significant drift in the device parameters.
If the static parameters gradually increased out of specification and the devices
W
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had received a relatively large exposure, 1015 electrons per cm or more, it was
assumed that the failure was due to the bulk effects and the accelerator was
shut off. If however the static parameters showed a rapid increase early in
the exposure, the accelerator was shut off and the parameters observed for a
few minutes. If the parameters quickly recovered, the test was continued.
After this check the postcharacterization was begun. The information obtained
during this phase of the study is presented in Appendix III in the form of
curves for the static parameters, pictures of the waveforms, and data sheets
for the dynamically operated devices.
Problems During Irradiation
The only major problem which occurred during this phase of the study
was the effect of the scattered radiation on the radiation-counter circuit
resulting in abrupt increases in counting rate. The problem was eliminated
by removing the circuit from the irradiation chamber.
Radiation Environment and Measurement
The radiation environment chosen for this program was produced by a
Van de Graaff generator and consisted of a beam of electrons of 3 Mev energy.
- __..I__^_ ^c +_^ electron space _a_ionThis value was chosen as a practical s mu_=L u, _ _,,= .....
environment since the entire environment could not be duplicated. The beam
was approximately one centimeter wide and was swept through an arc of approxi-
mately 30 degrees. The beam was mapped along both the length and width using
a Faraday cup and the microcircuits placed so as to receive equal exposures on
all samples of a particular type.
The same Faraday cup used in mapping the electron beam was used for
monitoring the radiation during exposure of the device. The actual exposure
-32-
values for the devices are contained in the sections relating to the radiation
effects on the respective devices.
The Faraday cup and the associated circuitry required for the above
measurementsof the radiation environment were built expressly for this
program. A description of the circuit and cup follows.
Circuitry
The dosimetry considerations required a method of measurement to:
(I) Provide cumulative radiation exposure with readout available
at any time during the exposure and at completion,
(2) Give a general indication of exposure rate with readout
available during the exposure, and
(3) Assure that the radiation measurement and/or readout would
not interrupt device exposure.
The circuitry designed to meet the foregoing requirements consisted
of a conventional Faraday cup, a high-impedance transistorized Schmitt trigger
circuit, and an electromechanical counter with driver, as shown in Figure 14.
T
I Faraday ----->
I cup
[
High- _
impedance i Schmitt
ampl fier trigger
I i
Counter
driver
I
I
Counter i
[
FIGURE 14. BLOCK DIAGRAM OF RADIATION MEASUREMENT CIRCUIT
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Figure 15 is a schematic of the measurementcircuitry. The Faraday cup was
placed in the electron beamas close to the devices under test as practical.
Electrons entering through the cup aperture produced a negative voltage on
the integrating capacitor CI. Whenthe voltage reached approximately -i0
volts, the positive voltage at the junction of RI and the drain of QI was
sufficiently positive to trigger the Schmitt circuit. Transistors Q2 and Q3'
with associated resistors, formed a conventional Schmitt trigger circuit.
In the quiescent state, Q2 was off and Q3 was conducting. Thus, the
pnp driver transistor, Q4' received base drive current from R7 and Q3' and
relay KI was energized. Whenenergized, the contacts of KI were open as shown.
Whenthe voltage conditions at the measurementcircuit input caused the Schmitt
circuit to switch, Q4 turned off and the relay KI was de-energized. The
contacts of KI performed two functions at this point. Onepair applied 117
volts ac to the electromechanical counter and its associated rectifier. The
other pair shorted the integrating capacitor CI to ground. Whenthe capacitor
CI discharged, the circuit switched back to its quiescent state. Capacitor C2
delayed the switchback action of the Schmitt circuit to allow time for the
counter to operate. The relay KI was a short frame 24-volt 1300-ohmtelephone
relay. The electromechanical counter wasa ll7-volt a-c, Veeder-type counter.
The diode rectitier DI decreases the operating tGmeof the counter.
Ca iibrat ion
When calibrating the instrument, consideration had to be given to the
counting-rate limitations imposed by the electromechanical counter. A value of
integrating capacitance C I was chosen so that the counting rate was equal to
or less than one per second at the expected radiation rate.
RI I 100K
2N3069 _
To,up _ _
'" S
_ K1N2 s look
K 1 D 1 Counter coil
K 1 Contacts shown in
energized position
C 1 Value determined by
radiation rate
A
w
117 AC
FIGURE 15. SCHEMATIC OF RADIATION MEASUREMENT CIRCUIT
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The input triggering level was a function of the negative circuit
supply and was _ -i0 volts when the negative supply was equal to 23 volts.
Calibration of the circuit was accomplished by varying the negative supply to
achieve the desired triggering level.
For a count of one per second at a triggering level of -i0 volts,
the value of the integrating capacitor may be determined as follows: (radiation
2
rate in electrons per cm per second) x (area of defining orifice in cm 2) =
number of electrons collected by the Faraday cup in one second. The Faraday
cup charge accumulation per second in coulombs will then be equal to
(1.6 x 10-19 ) (number of electrons collected by the cup in one second).
The required value of the integrating capacitor in farads then will be
cup charge in one second (coulombs)
I0 (volts)
The circuit was calibrated by simulating the effects of the electron beam on
the Faraday cup and varying the negative circuit supply so that the proper
counting rate per unit time was achieved.
Simulation of the electron beam was effected by connecting a negative
high voltage supply to the Faraday cup. A precision resistor was placed in
series with the supply and the cup to adjust the cup current to the calculated
value.
2
For an exposure rate of 1012 electrons per cm per second and a
2
defining orifice of 0.I cm , specific steps in capacitor selection and circuit
calibration were as follows:
A counting rate of one count per second was chosen.
Electrons collected by the cup per second = (i x 1012 )
(i x i0 -I) = i x i0II electrons per second.
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Cup charge per second = (1.6 x 10"19) (i x I0II)
= 16 x 10-9 coulombs per second.
16 x 10-9 -9
Integrating capacitance value - I0 = 1.6 x I0 farads.
A value of -160 volts with a series resistance of I x i0 I0 ohms was
chosen to simulate the electron beam since
160 volts = 16 x 10 -9 amperes = 16 x 10-9 coulombs per second.
I x 1010ohms
The voltage-resistance combination as described was connected to the circuit
input and the negative circuit supply adjusted until a count of one per second
was obtained over a 5-minute period. In order to accurately include the effects
of miscellaneous circuit capacity, the cup and interconnecting wire were in
place and connected to the circuit while calibrating the circuit. A value of
1.5 x 10-9 farads was used for the integrating capacitor instead of 1.6 x 10-9
farads because the latter was not readily obtainable. The substitution of
value in integrating capacitance was permissible since the adjustment of the
triggering level when calibrating the circuit compensated for deviations in
the value of integrating capacitance.
The calibration method, as described, contains an inherent error since
it does not precisely simulate the constant current characteristic of the
radiation. The effective drive voltage during calibration changes as the result
of the charge collected on the integrating capacitor. The fractional error may
be determined as follows:
isec
Io
Qe - Qc Io - S
o
m
Qe Io
e - t/RCdt 1 +Rcd -t/Rc/II
IO
I
= i + 15 (e-i/15-1)_ 0.035 or 3.5%
i
ilA
I
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where
Qe = charge collected under rad condition = loX t(isec)
Qc = calibration charge in i sec.
Faraday Cup Description
Figure 16 is a schematic of the Faraday cup used during the experi-
Pertinent dimensions are included in the drawing. The cup was machinedment.
from aluminum and was insulated from the aluminum outer shell by polystyrene.
The base and wall thicknesses of the cup were sufficient to stop all the
electrons entering the opening. A brass insert was placed in the bottom of
the cup to allow a wire to be easily soldered to the cup.
The net loss of elertrons due to the effects of secondary emission
is a function of the cup geometry and the material used. A high ratio of cup
depth to cup diameter reduces the probability of secondary electrons escaping
the cup. Aluminum was chosen as the cup material due to its excellent
(1)
secondary-emission characteristics at the energies involved in the experiment.
Due to cup-design considerations, cup biasing was not deemed necessary.
The polystyrene insulator was made in two sections. The lower section
surrounded the sides and bottom of the cup with a small hole at the bottom for
a wire entrance. The top section formed a cap between the lower section and
the defining orifice. The primary purpose of the top section of the insulator
was to reduce the effects of air ionization between the defining orifice and
the cup. It was determined that heating effects from high-radiation rates
(I) "Back Scattering of Megavolt Electrons from Thick Targets", K. E. Wright and
J. C. Trump, Journal of Applied Physics, February, 1962.
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partially damaged the top section of the polystyrene insulator. However, the
effects of the damage on the cup efficiency were considered negligible.
The brass top was thick enough to stop all incident electrons with
energies less than 3 Mev. A 0.100-cm 2 circular hole defined the sampling area.
The cup was connected to the circuit by approximately 30 feet of RG-62/u with
the outer conductor connected to accelerator ground at the cup end.
The total estimated error of the Faraday-cup measurement system
including calibration error and secondary-emisslon errors is in the range of
+5 to 6 per cent. The radiation-exposure values reported in this document are
uncorrected values.
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ANALYSIS OF DATA
The effects of 3 Mev electron radiation On the 16 microcircuit
typ_s are surmnarized in tabular form in the next section. These
effects are presented in terms of parametric device changes determined
from both the in-situ measurements and the more comprehensive character-
ization measurements.
In this section the practical significance of the observed
parametric changes are discussed. Attention is focused on salient features
of the experimental results and on possible design steps to extend the
period of device operation in the environment.
In addition, the test results are examined to gain further
insight into the mechanisms of radiation degradation. The parametric
changes in device characterisitics are reviewed in terms of the measured
or anticipated changes in bulk semiconductor properties. Use is made of
relations betweeen electrical characteristics and physical properties, as
discussed below.
General Information
Damage Mechanisms
The incidence of energetic particles on semiconductor crystalline
strata results in the introduction of defects in the crystal lattice,
primarily through the displacement of atoms from lattice points into inter-
stitial regions. The vacancy-interstitial pairs thereby created result
in a distorted energy structure for the lattice, and hence, in changes in
the physical properties of the material.
d
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Although the precise changes that occur are dependent on the
relative position of the defect energy levels with respect ot the Fermi
level, the overall electrical effects in silicon are manifested by re-
ductions in mobility, effective free-carrier concentration, and minority-
carrier lifetime. The changes in the latter two electrical parameters as
a function of particle fluence have been approximated by the expressions
N = No - KI
I I
T=_o +K 2
(1)
(2)
where
T = effective minority-carrier lifetime
To = initial
N = effective free-carrier concentration
No = initial N
= particle fluence
KI, K 2 = damage coefficients dependent on particle type, energy, and
material.
The changes in mobility (and diffusivity)* are more complex to
describe, but are usually considered less important in the device structures
studied.
In addition to these changes in the properties of the bulk material,
there is some evidence in the present study of effects which may be the
results of charge accumulation or contamination on or within the oxide
kT
* Diffusivity is related to mobility through the Einstein relation, D = --_.
e
]O
I
I
I
I
I
I
I
I
I
I
I
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passivation. These are illustrated by the changes in parameter value
that were observed to occur in some circuits over a 1-week period follow-
ing the irradiation. Another indication is the somewhat erratic and
often large increases in diode leakage current which are not consistent
with bulk phenomena.
Effects on Microcircuit Elements
The physical changes that occur in silicon due to a radiation
exposure result in corresponding changes in device-performance attributes.
It is useful to discuss these changes with approximate expressions that
relate the physical properties to the device parameters. It should be
borne in mind that the expressions result from first-order theory, and
are therefore limited in their correlation with the actual cases studied.
They are, however, useful in gaining insight into the functional relation-
ships involved.
The most predominant change affecting microcircuit character-
istics is a change in transistor gain due to lifetime degradation. First-
order theory shows that
I
_f = 2 (3)
w
I + 2--DT
where
_f = DC cor_non-base forward current gains
w = effective base width
D = diffusion constant
T = effective minority-carrier lifetime in base region.
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The effects of gain degradation on circuit parameters (and the
significance of lifetime) may be seen more clearly by examining the ex-
pression for commonemitter gain:
_f 2D 7
_f I - _f w 2 "
Changes in lifetime are, therefore, directly reflected in the forward gain
of the transistors as they are used in the microcircuits. In the actual
case, changes in gain may not follow directly changes in lifetime due to:
(i) The approximate nature of the expression
(2) The effects of emitter efficiency, charge-carrier drift,
and surface-recombination velocity
(3) The slight decrease in both diffusion constant and effective
base width due to radiation.
Another important effect of radiation is a decrease in bulk
conductivity due to the carrier-removal phenomenon.
be expressed in the approximate form:
_=_eN
where
The conductivity may
(5)
= conductivity
= majority-carrier mobility
e = electronic charge constant
N = majority-carrier concentration.
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Thus, changes in free-carrier concentration and mobility are directly
reflected in the conductivity. Bulk samples with higher initial resistiv-
ity will experience the greatest changewith increasing electron fluence,
2
as indicated by Equation (6).
where
I I
P = _ _ e (No - _) (6)
2
Ap = K I p o _ e A _
Po = initial resistivity.
The resistivity change is therefore proportional to the initial resistivity
squared.
Additional changes may be expected in diode forward voltage,
leakage current, and junction capacity. Changes in diode forward voltage
are controlled by two competing processes. The compensation introduced by
carrier removal lowers the junction "built-iX' voltage, and hence, tends
to decrease the diode forward voltage. This same compensation, however,
increases the bulk resistivity of the diode; and hence, tends to increase
the diode forward voltage. At a given current, the forward voltage may
first decrease and then increase with electron fluence. The lower the
standing current, the greater the fluence required to reach the break point.
(2)
For very high initial resistivities, the minority-carrier drift component
should also be considered, resulting in the more correct expression:
_= e _N n+ e _p P-
Using this expression, the changes are less than those predicted by
Equation (6).
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Leakage currents result frcm carrier generation in the space
charge region of a reverse-biased diode and within a diffusion length of
this region. The generation process is increased by radiation due to the
introduction of additional generation sites. All of the carriers generated
in the space charge region are collected, so that this componentof leakage
current will increase. The componentoriginating outside of the space
charge region may increase or decrease, since the diffusion length (L = _D_ )
decreases with electron fluence. The total leakage current normally in-
creases. Erratically high increases are attributed to ion flow paths at
the surface of the diode.
Junction capacity is determined by the width of the space-
charge region which, for a diffused junction, is functionally dependent on
the impurity concentration gradient on the high-resistivity side of the
junction and the reverse bias:
where
Ee a s2 A3 ] 1/3
a = concentration gradient
dn
dx
A = junction area
¢ = permitivity
Vb = junction built-in voltage
V = applied reverse bias.
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In the normal case, the concentration gradient and hence, the junction
capacity will decrease with electron fluence.
Effects on Microcircuit Parameters
The effects of radiation-induced element changes on microcircuit
parameters will, of course, depend on the specific microcircuit configura-
tion involved. However, certain parameters may be discussed in general
because of their strong dependence on features con_non to the microcircuits.
Important static parameters are the input threshold voltage and
the output low-level voltage. The input threshold voltage is determined
by the detailed circuit configuration; however, in all cases studied it
should increase with radiation due to one or more of the following effects:
increasing resistance, increasing diode forward voltage and transistor
forward base voltage, or decreasing gain.
The output low-level voltage is critically dependent on the
saturation characteristic of the output transistor in the microcircuit.
As a consequence of the combined effects of gain reduction and resistivity
increase, this voltage should increase significantly with radiation. In
the actual case, this pehnomenon was almost the single mode of failure
observed in the devices tested.
Important dynamic characteristics are delay, rise, storage, and
fall times. Delay time is dependent on the circuit time-constants preceding
the base of the output transistor and the threshold voltage of this trans-
sistor. It may be expected to increase slightly. Rise and storage times
are critically dependent on the characteristics of the output transistor.
Neglecting loading effects, an approximate expresssion for rise time is
-46-
it = T in (8)
r ICS
1-09--
• _fl B
where
VCC
ICS = saturation current _
IB = base drive current.
For devices with high overdrive characteristic, such that,
_f IB >> ICS,
the rise time should decrease initially with decreasing T. However, as
the gain rolls off and _f _ becomes comparable to ICS , the logarithmic
term increases rapidly. Thus the rise time may decrease initially and
then rapidly increase.
An approximate expression for storage time is,
t T in i 2D IB
= = TinT (9)
2
s ICS w ICS
Sfl B
The storage time is thus heavily dependent on the effective minority-carrier
lifetime within the base region of the output transistor. This fact may
be used to test the consistency of the measured storage-time and lifetime
changes in the irradiated devices. It may be shown for small changes that
t
At = A _ (l+S), (i0)
s T
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where
t is the initial storage time.
s
The effects of loading cannot be discounted in the fall-time
expression, since the transistor represents a high-impedance discharge
path. The fall time may either increase or decrease, depending upon the
specific circuit characteristics in question.
Analysis of Test Data
In the analysis that follows, reference is made to the tabulated
results appearing in the next section.
Microcircuit A-I
Microcircuit A-I is an RTL NOR gate constructed by the planar
epitaxial process. A predeposit out-diffusion underneath the epitaxial
layer provides a low-resistivity path for collector current to the sur-
face contacts.
The first failure was recorded after an electron fluence of
1.7 x 1015 e/cm 2. The irradiation was continued to a total exposure of
10154.3 x elcm21 . At this point the average output low-level voltage
(Vzero) had increased by about 36 per cent, and two microcircuits had
failed. Taking into account temperature differences, no significant
changes occurred in the 1-week interim between irradiation and the
monitored parameter retest.
The degradation in electrical parameters can be attributed
principally to the 60 per cent decrease in gain and 35 per cent increase
in output saturation voltage. The observed resistivity increase of
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I per cent or less is not significant within the normal initial production
tolerances of the resistors.
The irradiated circuits are operable at 25 C ambient. Primary
design difficulties will result from the increased low-level output
voltage at the low-temperature extreme. The radiation failure level can
be extended by reducing permissible fan-out. This step will provide a
greater drive current to each of the remaining load circuits, and conse-
quently will lower their Vzero output characteristics. Reducing the
fan-out by I will provide in excess of 20 per cent base overdrive.
Equations (2) and (4) show that a 20 per cent greater reduction
in gain may require twice the fluence received in the test.
With the exception of the output low-level voltage, the electri-
cal parameter changes are not particularly deleterious to circuit operation.
They are generally consistent with those expected from first-order theory,
as summarized below.
Input Drive Parameters. The increases in V . and V
mln one max zero
and the decrease in Iin , follow directly from the predicted increase in
transistor VBE on and the observed increase in resistivity. It is evident
that VBE on increased about 5 per cent. Comparison of the observed
changes in the input logic voltage levels shows that Vmi n one experienced
• Since V is the voltage
a greater per cent change than Vma x zero min one
required to turn the transistor, its greater change reflects the decrease
in transistor gain. It should be noted that the increased input threshold
voltage partially compensates for output low-level voltage increase, and
is thus a desirable effect.
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Statistically significant differences separate the changes of
the nonenergized, dynamic, and static test groups. The measured degrada-
tion, the static configuration requiring the greatest power dissipation
of the three configurations.
Out ut Drive Parameters The output current capability, lou t,p " ,
experienced no significant change due to radiation. This result is a
direct consequence of the small change in resistivity. The RTL circuit
derives its drive current from the power supply through the pull-down
resistors. The I per cent change in this resistor is too small to be
observed in the Iou t measurement.
Leakage Current. The input leakage current, IL in' is essen-
tially the ICB S characteristic of the transistors in the microcircuit.
Large and erratic increases were observed in this parameter. These changes
were accentuated in the nonenergized test group. The leakage current
changes cannot be explained on the basis of bulk phenomena but rather
suggest the presence of an ionized or contaminant current path at the
oxide surface or an inversion layer beneath it. If this is the case, the
leakage currents should not increase exponentially with increasing temper-
ature and the changes, although significant, would not prove deleterious
to circuit operation.
The output leakage current with worst-case inputs is essen-
tially a measure of the low-level drive characteristics of the transis-
tors. The nonenergized test group was the only group that experienced
a statistically significant change with respect to the nonirradiated
control group. This slight decrease is consistent with the gain reduc-
tion, and is in the direction of improved circuit operation.
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The output leakage current test with grounded inputs, a measure of
ICBO, was inconclusive due to the inconsistent and erratic behavior of the
devices.
Transient Parameters. Increases were recorded in delay and rise
times. The changes are consistent with the resistance and VBE on increases
and the gain decrease. The fall time did not change due to radiation, indi-
cating the preponderance of loading in determining this parameter.
The significant decreases observed in storage time follow from the
decreased base-region lifetime, although they are in excess of changes
expected from flrst-order theory. The correspondence between the measured
changes in storage time and those calculated from the lifetime changes using
Equation (i0) is shown below.
(3)
Calculated At Measured At
S' S'
Test Group per cent per cent
Nonenergized -29.0 + 0.9 -35.1
Dynamic - 3.8 __+1.0 -37.2
Static 6.6 + 0.5 -4_.6
Microcircuit A-2
Microcircuit A-2 is an RTL Nor gate constructed by the planar
epitaxial process. It is a low-power version of Microcircuit A-l, with the
exception that an additional inverting stage is provided with an Or output.
The first failure was recorded after an electron fluence of 2.5 x
1015 e/cm 2. The irradiation was continued to a total exposure of 3.4 x 1015
e/cm 2. At this point the average V output had increased by over 200 per
zero
cent. One week after irradiation the average V was measured to be 41 per cent
zero
(3) The values used are corrected for changes in the control group by using
the difference between the observed changes in the irradiated group and
the control group.
!O
L
P
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in excess of initial; however, the observed improvement can be attributed to the
increase in ambient temperature of almost 7 C.
The degradation in all parameters is almost identical to that
observed in Microcircuit A-l, and that analysis is equally applicable to this
microcircuit type. The exceptions are discussed below•
(i) The resistor values increased slightly more than in the
preceding case. These changes are consistent with the
higher initial resistivity of the resistor material.
As a consequence of the greater resistance changes, the
input threshold voltages also showed somewhat greater
increases.
(2) The measured changes in the base-region lifetime were more
pronounced. The correspondence between the lifetime and
storage-time changes are shown below.
Test Group Calculated At , Measured At
S S'
per cent per cent
Nonenergized -33.3 _ 40.6 -29.1
Dynamic -11.4 + 6.3 -22.6
Static -55.3 _ 36._ -18.8
Microcircuit A-3
Microcircuit A-3 is a J-K flip-flop compatible with RTL logic con-
figurations, and is constructed by the planar epitaxial process. It is a
member of the logic family to which Microcircuit A-I belongs.
The first failure was recorded after an electron fluence of 2.2 x 1015
• . 1015e/cm 2 The irradiation was continued to a total exposure of 9 2 x e/cm 2.
At this point the average V had increased by about 26 per cent, and four
zero
microcircuits had failed according to the specification limit. The low-level
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outputs of the flip-flops were loaded with l-kilohm resistors to the positive
supply, requiring about 40 per cent additional drive on the output transistors.
In the majority of designs RTL flip-flops are not required to drive current
sink loads, so that the failure exposure is considered to be conservative.
The static test group required repeated resetting during the irradiation,
indicating sensitivity to machine noise.
Fourteen of the 15 irradiated circuits are operable at 25 C ambient.
The circuit that is not operable in a bistable mode was irradiated in a non-
energized condition. The principal difficulty which might be experienced in
using the remaining circuits would arise from the increased low-level output
voltages, especially at low temperatures. Since the base drive into the output
transistors is determined by the circuitry internal to the device, reduction of
fan-out limitations on preceding circuits will not improve performance in the
environment. However, reduction of fan-out on the circuit itself will improve
intercoupling drive and extend the failure point somewhat.
The electrical parameter changes resulting from radiation may be
summarized as follows:
(I) The input threshold voltages required to directly preset
the flip-flop increased. The extent of the changes
+_ per cent for V(+14 per cent for Vmi n one' max zero
unloaded, +3 per cent for V loaded) would not
max zero
seriously affect the operation of the circuit, but
rather would partially compensate for the increased
low-level output voltages of preceding stages. No
significant differences appeared among the test groups.
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(2) The input threshold voltages required to gate the flip-
flop for clocked operation increased. This is deter-
mined indirectly from the decrease in the clocked
set-reset input drive current requirements. Again
the changes are not particularly troublesome.
(3) The leakage currents did not change significantly,
with the exception of one device which experienced
a change of 5 orders of magnitude. This isolated
case is probably a surface contamination problem.
The leakage current resulting from this case is of
significant magnitude to introduce design complications.
(4) The required characteristics of the clock pulse for
reliable triggering did not change significantly.
(5) The output low-level voltage (V ) increased aboutzero
30 per cent, and was the single indication of device
failure.
(6) The changes experienced by the transient parameters
were generally as anticipated. The rise time increased
about 20 per cent as a consequenceof gain degradation.
The storage time decreased by about the sameamount.
The delay time, normally relatively constant, decreased
substantially (25 per cent comparedwith the control
group). This reduction actually reflects the decreased
storage-time characteristic of the complementary
transistor in the flip-flop, one of the componentsof
delay time in the circuit. The fall time did not change
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appreciably• The combined effect of these changes left
the total propagation delay substantially unaltered•
Microcircuit A-4
Microcircuit A-4 is a D flip-flop compatible with RTL logic configura-
tions, and is constructed by the planar epitaxial process. The flip-flop is
intended to function in the low-milliwatt power range as a member of the logic
family to which Microcircuit A-2 also belongs.
The first failure was recorded after an electron fluence of
10159.3 x e/cm 2. At this time the V output of one of the static-test-
zero
group devices rapidly increased in value to about 0.95 volt. The irradiation
• 1016was continued to i i x e/cm 2. Some uncertainty exists as to the failure
mechanism and the exact point of failure because of the factors listed below.
(i) The static test devices were extremely unstable in
the machine noise environment during the latter part
of the irradiation. A reset signal was continuously
applied during long periods of the test in order to
obtain any reading at all. The reset signal provides
overdrive into the output transistors, and tends to
make the devices appear better under radiation than
they actually are.
(2) The exceptionally high V of the failed device
zero
recovered inlnediately after the irradiation was termi-
nated to a point below the failure criterion of 0.3 volt.
This characteristic suggests a short-term surface problem
as the failure mechanism. However, two other circuits
-55-
lost the ability to maintain the stable test state
without reset - even though the machinewas turned
off.
(3) Oneweek after the irradiation, the parameters were
again monitored. At this time, the failed circuits
had becomeoperational. The first circuit that had
failed again showeddifficulties, but in the V
one
output side. In addition, one of the circuits in
the dynamic test group failed.
(4) During the recharacterization some months later, all
circuits were operable. Part of the recovery, at
least for the static test group, can be attributed to
the removal of loading to the positive supply. A
5-kilohm resistor had been used as a sink load during
the irradiation in order to obtain failure before
complete degradation made recharacterization im-
possible. RTL circuits are not normally loaded in
this fashion.
The net result of the radiation exposure was to degrade considerably
those parameters sensitive to transistor gain and minority-carrier lifetime.
Thus, the direct and gated input threshold voltages and the clock pulse width
Q
and amplitude requirements increased from 5 to 25 per cent. The delay and
storage times (both controlled by minority-carrier lifetime in this case) de-
creased about i0 per cent. The rise time, a critical function of gain, increased
about 50 per cent. Also because of gain reduction, the output drive current
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capability loaded to the positive supply decreased about 60 per cent. This
parameter, however, is not significant to device operation since it represents
a sink-load characteristic.
The output current capability loaded to ground decreased about 5 per
cent and indicated an equivalent resistance increase of this samepercentage.
The leakage currents did not changeappreciably. No significant differences
appeared amongthe three irradiated test groups.
Twofailure modesseemequally likely in an electron environment.
The first is an increased V output that may result in false logic in
zero
succeeding stages. The second possible failure mode is the advent of logic
state instability due to gain decrease. Reducing the fan-out will provide
more intercoupling drive and extend the failure point with respect to both
of these parameters.
Microcircuit A-5
Microcircuit A-5 is a DTL Nand gate constructed by the planar epi-
taxial process. A buried layer underneath the collector region provides a low
resistivity path for collector current to the surface contacts. An interesting
feature of the circuit design is the use of a transistor in place of one of
the two normal level-setting diodes. This feature makes the design less
critical with respect to transistor gain and is probably responsible for the
excellent radiation performance of the circuit.
The first failure was recorded after an electron fluence of 1.0 x 1016
1016e/cm 2. The irradiation was continued to a total exposure of 1.2 x e/cm 2.
At this point the average V output of the static test group had increased by
zero
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89 per cent After cooling to ambient, the average V increased to about
• zero
200 per cent in excess of the initial value.
Advantagewas taken of the dual-gate structure of the microcircuit
studied to obtain additional data points for the characterization• Thus 30
circuits were actually irradiated, with I0 circuits in each test group. As
anticipated, the input threshold voltages increased as a consequenceof
increased VBEon, resistance, and diode forward voltage, and decreased
transistor gain - the latter being the most important factor• The de-
gradation was exemplified by the measurementof Vmin one under full fan-out
conditions (fan-out -- 7). A numberof circuits had degraded beyond the ability
to drive a full-load complement; these included 8 nonenergized, 4 dynamic, and
3 static circuits. From an alternative viewpoint, the output logical "zero"
voltage was not able to maintain the specified low value under maximumoutput
current drive. The average V increased 532 per cent, 155 per cent, and 91zero
per cent for the nonirradiated, dynamic, and static test groups, respectively.
This characteristic shows the significant gain reduction experienced by the
circuits.
The effects of radiation were also reflected in substantial changes
in the transient parameters. The storage time decreased by about 35 per cent
in spite of modest changes in the measuredapparent lifetimes• The delay time,
a function in this case of the gain of the level-setting transistor as well as
the VBEon threshold of the two transistors and the intrinsic circuit RC time
constant, increased about i0 per cent. The rise time, reflecting the gain
degradation, increased over 50 per cent. The net effect of all the transient
parameter changeswas to decrease the average propagation delay by about 4 per
cent.
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Other observed changeswere a 4 per cent increase in the resistance of
the input resistors, a 1.5 per cent increase in the resistance of the output
pull up resistors, and a i per cent increase in diode forward drop. The leakage
mrrents did not change significantly due to radiation.
The net effect of the radiation on the circuits' performance capabilities
may be summarizedas follows:
(I) Fifteen of the 30 circuits are no longer able to drive
a full fan-out of seven at 25 C ambient. It is quite
likely that manyof the others would fail at the
temperature extremes.
(2) The major effect of the radiation is to decrease the
amount of current which the output transistor may drive
while remaining in the required saturated state.
(3) The ability of the circuits to survive a given radiation
exposure is thus a direct function of the loading (or
fan-out_ allowed in design. Reducing the fan-out by a
given per cent will increase by a greater per cent the
amount of radiation exposure required to make the circuits
fail.
(4) The other parametric changes are not of great significance
to the over-all design. The increases in input threshold
partially compensate for the degradation in the preceding
circuits. The net effect of transient parameter changes on
the average propagation delay is small; however, the
significant increase in rise time may be important in specific
cases, e.g., when the gate is used to drive the clock
input of certain flip-flops.
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(5) In most cases, the nonenergized test group suffered
the greatest degradation in parameters and the static
test group (maximum power) the least degradation.
Microcircuit A-6
Microcircuit A-6 is a DTL JK flip-flop constructed by the planar
epitaxial process. It is designed especially to be compatible with Microcircuit
A-5 in digital system designs. The circuit is of the master-slave variation,
containing the equivalent of four gates and associated steering circuitry.
The first failure was recorded after an electron fluence of i.i x 1016
e/cm 2, at which point the test was terminated. The average output V of the
zero
static units had increased 42.5 per cent. Upon cooling to ambient, V in-zero
creased 144 per cent above the initial value. The circuits were exceptionally
stable in the mchine environment; not one reset was required during the
irradiation period.
The effects of the radiation exposure on Microcircuit A-6 are similar
to, and consistent with, those observed in Microcircuit A-5. The increased
input vo!t_ge thresholds are illustrated by the changes in the direct set-reset
input logical voltages. The significant reduction in gain is exemplified by
the failure of many of the circuits to drive full-load conditions for the
V . measurement under those conditions. This measurement is interesting
mln one
because it shows that the maximum increase in input threshold voltage
necessary to compensate for the increase in output V before device failure
zero
is about Ii or 12 per cent. Thus the output V may be allowed to increase
zero
by this s_ne percentage over the specified values before failure is likely.
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Another interesting parameter change is the increase in the minimum
clock input pulse width required to trigger the flip-flop. The increase of
about 25 per cent reflects the decreased lifetime of minority charges in the
clock steering transistors. No significant changes were recorded in the minimum
clock pulse amplitude required to trigger.
The 60 per cent increase in V and the comparable decrease to
zero'
I follow directly from the gain reduction. The changes in these parameters
zero*
are responsible for device failure, and are the only parametric variations
of major design significance.
The changes in the time parameters are similar to those observed in
Microcircuit A-5. The net effect of all changes was to decrease the average
propagation delay by about 2 per cent. The resistance increases were nominal -
about 1.5 per cent.
As in the case of the previous circuit, the changes were generally
greater in the nonenergized test group. The connnents for the previous circuit
on design steps for increasing survival ability in a radiation environment are
also applicable.
Microcircuit B-I
Microcircuit B-I is an ECL NOR gate constructed by the planar
epitaxial process. An additional output provides the OR function. One char-
acteristic of emitter coupling is to make the circuit input thresholds quite
sensitive to the value of an applied reference voltage, in this case obtained
from a separate bias driver circuit. The transistors in the gate are allowed
only small voltage swings, thereby eliminating extended circuit delays due to
saturation and other effects. Normal logic voltage swings are in the order of
0.8 volt.
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e/cm 2 .
The first failure was recorded after an electron fluence of 1.3 x i0
The failure resulted from a decrease in the high-level output voltage,
16
V below the specified limit (allowance in the specified limits were made for
one'
loading and bias driver voltage tolerance). The failures previous to this circuit
had occurred in the V voltages; however, the failure mechanisms in all cases
zero
were the same - decreased output transistor gain. The design features of
Microcircuit B-I make both levels sensitive to gain degradation.
The initial V failures were overlooked, and the irradiation was
one
1016continued to 2.0 x e/cm 2 Even at this point the average V voltage
• ' one
had decreased only 3 per cent. Although the relative change was small, the
limited logic swings of the circuits require tight tolerances.
It is important to note that the input threshold voltages increased by
about the same magnitude as the output voltage changes. (4) This effect resulted
partially from the compensation introduced by the bias driver circuits, which
are normally designed to provide temperature compensation. At the end of the
test, the circuits were still operable at the higher voltage levels• The logic
swing, however, had been reduced to about 0.5 volt.
The radiation degraded transistor gains to about i0 to 15 per cent of
inltlal values• This effect was L=_u,_= _v_ .............. one
voltage, which is largely determined by the gain of the gransistor in the emitter
follower output stage•
The gain decrease was also responsible for the compensating increase
in input threshold voltages. The mechanism of the changes is rather involved
(4) Care should be exercised in directly comparing the in-site and characteriza-
tion-test voltage readings. The former are positive voltages obtained from
circuit operation with a +5.2 volt and ground power supply system• The
latter are negative voltages obtained from a ground and -5.2 volt supply
system. The relationship between in-site readings, VIS, and characterization
readings, VC, is
Vls = 5-2 " IVc I •
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because of the numberof variables that mutually determine these voltages.
following hypothesis is consistent with the data.
(I) The bias-driver output reference voltage increased about 6
The
per cent as a result of gain degradation in this circuit.
(2) The current drive through the input transistor in the gate
circuit to which the reference voltage is applied decreased
in spite of the increased reference voltage. This resulted
from the significant gain reduction of the transistor. The
relative current decrease was greater than the relative
emitter resistance (Re) increase, so that the quiescent
emitter coupling voltage of the input transistors actually
decreased. This effect was responsible for the large
increases in input current (800 per cent) which would
otherwise be quite puzzling.
(3) In spite of the decreased emitter coupling voltage, the
input threshold voltages increased as a result of the gain
degradation of the input transistors.
Significant changeswere observed in someof the transient parameters.
The most sensitive parameter was the fall time which increased over i00 per cent.
The rise time increased about 25 per cent. Although both of these parameters
may increase with decreasing gain, the reason for the large change in the former
parameter is not clear.
Resistor values generally increased from 3 to 4 per cent. No conclusive
results were obtained from the leakage current and lifetime measurements.
As in the other circuits discussed, reducing the fan-out can be a
positive design step in extending the circuit operating time in an electron
-63-
radiation environment. The high normal fan-out capability [26J of the circuits
can permit significant fan-out reduction without severe design penalties.
Increased input threshold voltages mayafford the additional advantage
of relaxing the logic-level specification limits. This, however, must be done
at the expense of noise immunity.
Microcircui_ B-2
Microcircuit B-2 is a d-c RS flip-flop constructed by the planar epi-
taxial process. It is a member of the ECL logic family to which Microcircuit
B-I belongs, and is useful for storage applications in compatible designs.
Due to the extreme sensitivity of the circuit to machine noise, diffi-
culties were experienced in monitoring the output voltage parameters of the
1015static test group. After an exposure of 5.5 x e/cm 2 the machine was
temporarily shut off to obtain readings. The circuits continued to exhibit
unstable characteristics at this point. Thus the total fluence to failure is
judged to be somewhat less than 5.5 x 1015 e/cm 2. The test was continued to a
1016total fluence of 1.4 x e/cm 2 because the output voltage parameters had
not shown significant change. At the termination of the test the average V
zero
had increased 1.9 per cent and the average V had decreased 2.3 per cent.
one
The flip-flop circuit is essentially two cross-coupled B-I gate_. As
my be expected, the degradation in parameters is almost identical to those
observed in Microcircuit B-I. The essential mechanism for the observed changes
was an extensive gain reduction of up to 90 per cent of the original value.
One point of departure from the results of the tests on Microcircuit
B-I was the almost negligible change in fall time. This observation agrees more
with the anticipated results than do the large increases observed in the pre-
vious circuit. Otherwise the comments on the previous circuit are equally
applicable to this circuit.
-64-
Microcircuit C-I
Microcircuit C-I is a DTL NAND gate constructed by the planar
diffused process. The circuit is representative of the most common type of
DTL configuration.
The first failure was recorded after an electron fluence of 8.4 x
1015 e/cm 2. The irradiation was terminated shortly thereafter, at a total
1015 of the staticfluence of 8.5 x e/cm 2. At that point, the average Vzero
test group had increased I00 per cent. Upon cooling to ambient, the average
V exhibited a marked increase and one reading exceeded 1.0 volt. This
zero
effect resulted from the decreased gain at the lower temperature, and indicates
the need to consider temperature in the over-all space environment.
The observed degradation in parameters follows those of Microcircuit
A-5 (DTL NAND, Epitaxial) with remarkable consistency. As in the case of the
latter circuit, the effects can be attributed principally to decreased gain.
This change was responsible for the increased input threshold voltages and the
decreased output drive current capability. The transient parameter changes,
determined by gain and lifetime changes, are quite similar to those observed
in Microcircuit A-5. The total effect was a slight increase (3 per cent) in
average propagation delay. In most cases, the nonenergized test group suffered
the greatest degradation in parameters and the static test group (maximum power)
the least degradation.
The usefulness of limiting fan-out to increase operational life in
a radiation environment is underscored by the test data. For example, the
average obtainable fan-out of the static test units prior to irradiation (at
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room temperature) was in excess of 17. After irradiation, the average fan-out
capability was reduced to less than 5.
Microcircuit C-2
Microcircuit C-2 is a DTL RS flip-flop constructed by the planar
diffused process, and designed to operate compatibly with Microcircuit C-I.
It differs from the other flip-flops considered in the study by using pedestal
gating (RC) for transferring information at clock time rather than some direct
storage (master slave) variation. With this exception it is similar in function
to the epitaxially constructed Microcircuit A-6.
The first failure was recorded after an electron fluence of 7.4 x
1015 e/cm 2. The irradiation was continued to a total fluence of 7.8 x 1015
e/cm 2. At this point the average V of the static test units had increased
zero
just under 50 per cent. Upon cooling to ambient V increased to 130 per
zero
cent in excess of the initial value, and all circuits had exceeded the failure
criteria. The circuits were relatively stable in the machine environment; only
two resets were required during the irradiation period.
The changes in parameters are consistent with those observed in the
previous circuit, and can be attributed principally to gain reduction in the
circuit transistors. It is interesting to compare the changes with those
experienced by Microcircuit A-6. Such comparison reveals that all parameter
changes of the two circuits are quite similar. Thus it does not appear that
the method of clock gating significantly affects the radiation performance of
flip-flops, provided that both methods are representative of state-of-the-art
construction capabilities.
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It is apparent from the data that the nonenergized circuits suffered,
in general, the greatest degradation in parameters• In somecases, the
• anddifferences are not of engineering significance The difference in Izero
t changes are significant, however, and point to the possibility of problems
r
arising in a radiation environment in low duty circuits. It is not possible
to determine from the data what temporary effects may have occurred in the
nonenergized circuits since in-situ measurements were not made on these devices.
It is likely that significant temporary effects had been experienced•
As in the previous circuits reduction in fan-out should significantly
improve circuit performance in a radiation environment. It will not, however,
improve intercoupling (flip-flop stability) because the loaded output is iso-
lated from the internal circuit by an additional stage of amplification.
Microcircuit E-4
Microcircuit E-4 is a T2L RS flip-flop constructed by the planar,
epitaxial process• The method of construction is similar to that of Micro-
circuit A-6. Pedestal (or capacitance) gating is used for information transfer.
The first failure was recorded after an electron fluence of 7.7 x 1015
• 1016 2e/cm 2 The irradiation was continued to a total fluence of 1.3 x e/cm .
At this point, the average V of the static test group had increased 54
zero
per cent and three circuits had failed• The changes that occurred after the
irradiation are consistent with the ambient temperature variations• The
propagation delay of the circuits in the dynamic test group did not change
measureably.
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The degradation in parameters are similar to those observed in
Microcircuit A-6, with some notable exceptions. The configuration at the
output is an active (or cascade) arrangement. Thus the output currents at both
logic levels are determined by the saturation characteristics of specific
transistors, and each decreased significantly (35 to 65 per cent). In addition,
the clock pulse requirements for the two circuit types differ - with corresponding
differences in the radiation-induced changes. No measurable changes were
observed in the requirements for Microcircuit E-4.
The only significant parametric changes, other than the output current
capabilities, were in the individual time parameters. The delay time decreased
about i0 per cent, the rise time increased from i00 to 200 per cent, the storage
time decreased about 25 per cent, and the fall time increased about 40 per cent.
These changes are consistent with lifetime and gain decreases as discussed in
the previous sections. The net effect of all the transient parameter changes
was to leave the average propagation delay unchanged.
No significant differences in degradation appeared between the static
and nonenergized test groups. The dynamic test group, however, generally
experienced a lesser degradation than the other two _--_-_ tea + groups
The discussion on design practice for Microcircuit A-6 is equally
valid for this circuit.
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Microcircuit E-5
Microcircuit E-5 is a T2L Nand gate constructed by the planar,
epitaxial process. It is designed to be electrically compatible with
Microcircuit E-4. Design features include an active output for efficient drive
of both ground referenced and positive supply referenced loads.
The first failure was recorded after an electron fluence of 1.8 x
1016 e/cm 2, at which point the irradiation was terminated. The average V
zero
of the static test units had increased about 60 per cent and the average V
one
had decreased about 20 per cent. Both parameters were affected because of the
active output feature of the design. The propagation delay of the dynamic
test configuration did not change significantly.
The parametric change of primary importance was a 45 to 65 per cent
decrease in output current drive capability. This change, indicative of
comparable transistor gain degradation, is the limiting factor on device
operability. From another viewpoint, the fan-out capability of the circuits
over the full temperature range was reduced from 7 to 3.
Additional parametric changes may he summarized as follows:
(i) The input threshold voltages increased from I0 to 15
per cent. These increases are similar to those of a
comparable DTL circuit type (A-5), and are indicative
of degradation in the two gain stages following the
input circuitry.
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(2) The leakage currents of active element junctions decreased
by about 60 per cent. Comparable changes were observed in
Microcircuit E-4. Radiation-induced decreases in leakage
currents are not anticipated by first-order theory, and
cannot be explained at this time.
(3) Individual changes in specific transient parameters were
extensive in some cases. The parameters are controlled by
three transistors in the output stage and are not indicative
of the characteristics of a single transistor. Of particular
interest is the 300 to 600 per cent increase in fall time.
This parameter is actually determined by the turn-on
characteristics of one transistor (emitter-connected output
transistor) and the turn-off characteristics of another
(collector-connected output transistor). It is apparent that
the former assumed an excessive VCE drop in the "on" condition,
resulting in an asymptotic approach to the high output level,
and an excess fall time.
(4) No statistically significant differences can be accorded to
the changes among the radiation test groups, although the
nonenergized samples generally experienced the greatest
per cent changes in parameters.
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Microcircuit F-I
Microcircuit F-I is an RCTL NOR gate constructed by the planar dif-
fused process. It is characterized by low power dissipation with corresponding
low speed capabilities. It differs from Microcircuit A-2 in employing higher
valued resistors, speed-up capacitors, and lower-frequency transistors.
The first failure was recorded after an electron fluence of 7.0 x
• 10141014 e/cm 2 The irradiation was continued to a total exposure of 7.8 x
e/cm 2. At this point, the average V had increased by over 80 per cent and
zero
two devices had failed. The changes that occurred following the irradiation
may be attributed to ambient temperature differences. The average V and
one
the multi-stage propagation delay did not change significantly due to radiation.
The circuits' characteristics degraded primarily due to extensive
transistor gain reductions of the order of 75 per cent. The input threshold
voltages and output saturation voltage increased comparably. The device failure
was a direct result of the increased output saturation voltage.
The transient parameters were not significantly affected by the radi-
ation. This result is consistent with the design_ since the passive elements
are the limiting factors in speed for this high-impedance circuit,
Unlike the circuits considered to this point, no one test group
clearly experienced greater parametric damage than another. It is quite
probable that this result is a consequence of the low-power dissipation of the
circuits,
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The irradiated circuits, are conditionally operable at 25 C (at
reduced fan-out). The radiation-failure point can be extended by lowering
the permissible fan-out, as discussed in connection with Microcircuit A-I.
Microcircuit F-2
Microcircuit F-2 is a RCTL RS flip-flop constructed by the planar
diffused process. Information transfer is achieved through pedestal gating.
The circuit is designed compatible with Microcircuit F-I.
The first failure was recorded after an electron fluence of 1.2 x
1015 e/cm 2. At this point one of the static circuits ceased to operate bistably,
and V decreased below I I volts It is likely that the recorded fluence to
one " "
failure is somewhat in excess of the actual value because of the necessity to
maintain a reset signal on the flip-flops throughout the test (due to the
instability of the circuits in the machine noise environment).
1015Shortly after the first failure, at 1.3 x e/cm 2 one of the cir-
cuits failed due to V increasing above 0.4 volts. The irradiation was
zero
1015continued to 1.7 x e/cm 2. At this point the average V had increased
zero
by almost 150 per cent. Some of this increase can be attributed to surface
problems since a measurable recovery was observed after the radiation was
terminated. One week after the irradiation, all the circuits met specifica-
tions with the reset applied, but one circuit was not operable at full load in
the absence of the reset signal. The loading included a 4-kilohm "sink" load
for the Vzero state, which the circuits would only occasionally be required to
drive. No measurable changes were observed in the counter propagation delay
either during or after the test.
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The parametric changes in the devices are consistent with those
observed in Microcircuit F-2. These changes may be summarized as follows:
(i) The direct input threshold voltages increased due to gain
degradation (and somewhat to resistance increase) by 60 to
75 per cent. The decrease in input drive current require-
ment reflected the 7 per cent increase in resistance. It
is interesting to note that the relatively large changes in
resistance which occurred at only moderate exposures were a
consequence of the higher initial resistivity values. This
is in agreement with the theory outlined earlier, and suggests
the directed use of high-resistivity resistors for
compensation purposes.
(2) The clocked input threshold voltages decreased about 6 per cent.
Since a lower voltage allows the steering capacitors to accumu-
late more charge which is used for transistor turn-off, this
result indicates that the VBE on of the transistors increased.
This increase was probably of the order of 120 per cent, the
extent to which the clocked input drive current increased. This
current is approximately proportional to VBE on" A further
verification of the VBE on increase, was the increase in the
minimum clock pulse amplitude required to trigger the flip-flop.
(3) No significant changes were observed in V the output logical
one '
"one" voltage. It may be inferred, then, that the transistor
leakage currents did not increase excessively. I , the output
one
O-73-
driving current loaded to ground, decreased by an amount
comparable to the load resistance increase.
(4) The changes in the transient parameters were not significant
with the exception of about a 60 per cent increase in rise
time. Since the rise time is a relatively small component in
the total device delay, the measured propagation delay did not
change measurably. However, the rise time is important in
those cases where one flip-flop generates clock pulse for
another (e.g., ripple counter). If the rise time becomes too
great, the pulse will not trigger the succeeding circuits.
No rise time limits (falling voltage) by the clock pulse are
given by the manufacturer, so that it is not possible to speculate on
possible difficulties for this particular case. The dynamic test
group did not experience any difficulties with triggering during
the irradiation.
(5) It does not appear that any one test group experienced greater
degradation than another.
(6) Reducing the fan-out will provide greater intercoupling of the
flip-flop and greater drive to succeeding stages. _nus it
may be recon_nended as a conservative design step in systems
intended for operation in a steady-state radiation environment.
Microcircuit F-3
Microcircuit F-3 is a modified DTL NAND gate constructed by the planar
epitaxial process. The diffusion process allows the delineation of pnp sectors
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which are used as low-efficiency pnp transistors. The combination of npn and pnp
transistors in the same chip permits the unique design referred to as modified
DTL. The pnp transistors in an emitter-follower configuration are used to
replace the traditional input diodes. Advantage is taken of the gain of these
transistors to lower the input current requirement, and thus, increase the fan-out
capability. An additional feature is an active output configuration which is
efficient for driving loads referenced either to ground or the positive supply.
The first failure was recorded after an electron fluence of 3.3 x
1015 e/cm 2. The failure mode was an excessive increase in the output V
zero
voltage of one of the static test circuits. The irradiation was continued to
1015 had
a total fluence of 3.5 x e/cm 2. At this point the average Vzero
increased 76 per cent. Further increases occurred in the period immediately
following the irradiation, and 1 week later.
The output V voltage decreased II per cent due to the radiation
one
exposure, and is indicative of the symmetry of the active output configuration.
The propagation delay of the dynamic test configuration increased 5 per cent.
The data clearly define the changes in the characteristics of the
internal component parts. The 90 per cent decrease in measured minority-carrier
lifetime is consistent with the comparable decrease in npn-transistor gain,
the predominant degrading mechanism. Other changes include an order of magnitude
increase in leakage currents, a 1 per cent increase in resistance, a 1/2 per cent
increase in junction breakdown voltage, and a I0 per cent increase in junction
forward voltage.
The parametric changes in device characteristics follow directly from
the large decreases in transistor gain. The output current capability loaded
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to ground and to the positive supply decreased 70 per cent and 40 per cent,
respectively. The rise time, a critical function of gain, increased i00 per
cent. The other transistor parameters experienced anticipated significant
changes. Finally, the order of magnitude increases in the input current drive
requirement reflects a comparable gain reduction in the pnp transistors.
No consistent statistically significant differences appear among
the irradiated test groups.
Microcircuit F-4
Microcircuit F-4 is a JK flip-flop constructed by the planar
diffused process. Although principally an RCTL configuration, it is designed
to be compatible with the modified DTL Microcircuit F-3. As in the case of
Microcircuit F-3, it has an active output configuration efficient for driving
loads referenced either to the positive supply or ground.
The first failure was recorded after an electron fluence of
10155.0 x e/cm 2. The failure mode was a decrease in output V below 2.2
one
volts• In this circuit, both V and V are determined by the saturation
one zero
characteristics of one of two output transistors. The irradiation was continued
1015to 5.9 x e/cm 2, at which point one of the static test circuits failed
due to a V increase. The average V at the end of the test was over
zero zero
200 per cent in excess of the initial value The average V had decreased
• one
13 per cent. Following the irradiation, three of the five static test
circuits ceased to function in a bistable mode under full-load conditions.
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The changes in parameters are representative of extensive gain
degradation. The direct set threshold voltages increased over 200 per cent,
while the clocked threshold voltages increased about 60 per cent. The gain
reduction was directly reflected in the output current capability (loaded
either to ground or the positive supply) which decreased from 45 to 70
per cent.
The transient parameters dependent upon transistor gain also
experienced extensive changes. The rise time increased i00 per cent or more
and the fall time increased in excess of 60 per cent. The present time
parameters are primarily dependent on the characteristics of a single transistor,
and thus reflect actual transistor degradation. The preset rise time increased
about 50 per cent and the corresponding fall time increased about 65 per cent.
The net effect of the radiation was to degrade the circuits to
operation conditional upon reduced fan-outs of 60 per cent. No statistically
significant differences among the irradiated test groups were apparent over
several parameters.
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Analysis Summary
The radiation-induced changes in the electrical performance character-
istics of the circuits tested agree qualitatively with those anticipated from
theory. The changes may be attributed almost exclusively to gain degradation in
the active circuit elements, and the consequential increases in VBE and VSA T.
on
The changes in several important parameters are compared on a circuit-
by circuit basis for the gate and flip-flop circuits in Tables 5 and 6, respec-
tively.* Although the circuits studied represent several logic types, design
configurations, and construction methods, many of the important parameters
experienced similar changes over most of the circuit types. This result is a
consequence of the strong functional dependence of output transistor gain on
these parameters, the similarity of this dependence among prevalent logic con-
figurations, and the predominance of gain degradation in the over-all effects.
The changes in several important parameters of the gate circuits are discussed
below. The flip-flop parameters are more difficult to discuss in common because
of the greater circuit complexity.
Static Parameters
The predominant mode of failure in the circuits tested was an increase
in the saturation voltage characteristic of the output transistor(s). This
increase, ranging from about 40 to 90 per cent, resulted in a false output volt-
age level. In circuits where output drive is obtained through a saturated
transistor, the output current capability was correspondingly limited. In such
cases, the output current capability is a good measure of performance degradation.
The saturation voltage changes may therefore be reflected in one or more of the
following parameters:
* The comparison is made for the test units in the static configurations, but
is generally representative of all irradiated units.
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(i) Output Drive Current Capability to Ground. This decreased
significantly in circuits with an emitter follower (active)
output (B-l, F-3).
(2) Output Drive Current Capability to Positive Supply. Reduc-
tion of drive capability was the principal cause of failure
in the DTLcircuits.
(3) Output Saturation Voltage. Increases in this parameter
determine the failure point of RTLcircuits.
The input threshold voltages increased without exception--typically by
3 to I0 per cent. The increase resulted from a corresponding increase in
transistor VBE • In one case (F-l), significantly larger increase was observed
on
(89 per cent). This departure is attributed to the low-current operating-level
of the transistors in that circuit, and the relatively large changes in input
resistance observed.
Transient Parameters
As anticipated, the storage time decreased as a result of radiation.
The changes were generally from i0 to 50 per cent, although in two cases no
significant changes were observed.
The rise time increased in all cases as a result of gain degradation.
The changes were highly variable in magnitude, ranging from 6 to over i00 per
cent. The spread is indicative of the complex relationship between rise time
and gain, as discussed previously.
The changes in delay and fall times were somewhat more variable,
although both tended to increase in the majority of cases.
-76C-
The d-c and transient changes in flip-flop characteristics correspond
well to the changes in the gate circuits. The a-c clock parameters, however,
cannot profitably be discussed in a general fashion becauseof the differences
in, and complexity of, the designs.
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RESULTS
In this section the effects of the radiation exposure on each of the
16 microcircuit types are tabulated in Test Result Summary Sheets. These sheets
are intended to give a concise picture of the radiation-induced effects as
determined from the in situ and characterization measurements. Each summary is
separated into three parts as discussed below. Comprehensive data may be found
in Appendix III.
Circuit Identification
The first page of each summary identifies the circuit. Included on
this page is the Circuit Identification Code, the Circuit Diagram, and a Cir-
cuit Description. The latter describes the function, configuration, process,
and advertised speed. In the case of gates, the advertised speed is in terms
of average propagation delay. For clocked flip-flops, it is in terms of the
maximum clock frequency.
In-Situ Data
The second page of each summary presents the results of data taken
with the microcircuits in radiation test configurations. Included is the
radiation exposure accumulated at the point of first failure, the total exposure,
the failure mode, and information pertaining to the parameters that were monitor-
ed during the irradiation. The monitored parameters are:
(i) The low-level voltage (Vzero) at the output of the
circuits in the static test group. These voltages are
worst-case with respect to input voltages and output
loading. All circuits were loaded, even those that are not
normally loaded in the low state (e.g., RTL), in order
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that the data be representative of all possible design
options and to obtain noncatastrophic failures for pur-
poses of successful recharacterization.
(2) The high-level voltage (Vone) at the output of the circuits
in the static test group. The voltages are again worst
case with respect to input voltages and output loading.
(3) The total series propagation delay (Multistage Propagation
Delay) of the circuits in the dynamic test group. For
gates the reciprocal frequency of a ring oscillator was
used; this is twice the average series propagation delay
of the gates. For clocked flip-flops the total delay
through a ripple counter was used as the time parameter.
Microcircuit C-2, a d-c flip-flop, was designed into a
ring-oscillator configuration. The circuits were not
otherwise loaded or controlled, and thus, the conditions
are not worst-case.
The parameter values at four points in the test sequence are compared.
Thesepoints are:
Initial (just prior to irradiation)
Final (just prior to termination of irradiation)
Post Rad. In Site (following irradiation, after parameters stabilize)
Post Rad. i Week(approximately one week after irradiation).
The temperature of the microcircuit packages, as determined from thermocouple
measurements, is given for each of the four points.
For the static test group parameters (Vzero and Vone), the meanvalues
obtained from the five circuits are listed, the per cent change of the mean
O-79-
values, and the minimum and maximum readings. For the dynamic circuits the
measured time parameter and its per cent change are listed.
Characterization Data
The third and following pages of each summary contain a comparative
tabular evaluation of the pre- and postcharacterization measurements. The
radiation-induced device parametric changes may be read directly from the
tables. The data are presented in nine columns,as follows:
Symbol. In order to make circuit-by-circuit comparisons convenient,
a common symbology is used throughout the summaries. The symbols are generally
consistent with those used in the industry to denote microcircuit parameters.
The symbols do not necessarily correspond to those used in the specific Char-
acterization Plans of Appendix I because of the need to distinguish test con-
ditions in the latter.
Parameter. In this column is given a concise explanation of each
parameter, along with pertinent information on the test conditions.
Group. Parameter changes in each test group are considered separately
to permit necessary comparisons. The effects of the electrical condition of the
circuits upon the radiation-induced changes are interesting. Also of interest
are the changes in the nonirradiated control group (due to differences in test
conditions, measurement variability, damaging tests, etc.) in relation to the
changes in the irradiated test group. The following code is used:
R .... nonenergized test group (irradiated)
D .... dynamic test group (irradiated)
S .... static test group (irradiated)
C .... control group (not irradiated).
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No. This symbol denotes the numberof readings (samples) upon which
are based the calculation that follow in the table. Although there were only
five circuits in each test group, the numberof readings maybe in excess of five.
This is the case, for example, in multiple input gates where the input parameters
were judged electrically independent. The numbermaybe less than five due to
device failures, either from radiation or handling and measurementerrors.
Initial Mean. In this column are listed the precharacterization mean
parameter values for the samples in each test group.
AveraKe ChanKe. In this column are listed the average differences
between the post- and precharacterization parameter values for each of the
test groups.
Standard Deviation of Mean. The standard deviation of the mean, S_,
is a measure of the spread in parameter changes of the samples in a given test
group. It may be used to test whether or not a statistically significant dif-
ference in average changes exists between any two test groups. As used in the
analysis, two test groups are considered to have statistically significant dif-
ferences with respect to a particular parameter if the average change in one
group is not within a standard deviation of the average change in another:
X2 - S_ > XI > X2 + S_.
The confidence level varies with the sample size and may be determined
from a standard T-distribution table. In the majority of cases considered, the
confidence level is between 50 and 70 per cent.
O-81-
Average Per Cent Chan_e. In this column are listed the averages of
the individual per cent changes in parameter values of each of the samples
within a particular test group. These data are thus '_ormalized" to fractional
changes from initial instead of absolute changes. In a few cases where initial
parameter values vary over orders of magnitude (e.g., leakage currents) the
average per cent change may be in a different direction than the average change.
This condition results from a large initial parameter value changing by only
a few per cent but swamping out the smaller absolute changes (but larger per
cent) of the other samples.
Remarks. Information necessary to evaluate the tabulated data is con-
tained in this column. For example, the complete failure of some devices to
perform according to the test may be indicated.
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TEST RESULT SUMMARY SHEET
Circuit Identification Code. A-I
Circuit Diagram:
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Circuit Descriptions
Function: Nor. Gate
Configuration s RTL
Processl Epitaxial
Advertised Speeds Average Propagation Delay l_er Stage
12 ns typical
24 ns maximum
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TEST RESULT SUMMARY SHEET
Circuit Identification Code: A-2
Circuit Diagram:
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Circuit Description:
Function: Nor Gate
Configuration; RTL
Process: Epitaxial
Advertised Speedx Average Propagation Delay Per State
40 ns typical
45 ns maximum
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TEST RESULT SUMMARY SHEET
Circuit Identification Code: A-3
Circuit Diagram
3
Circuit Description
Functions JK Fllp-Flop
Configurations RTL
Processs Epitaxial
Advertised Speeds Clock Frequency
Minimnm 8 _m_
Typical lO mc
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TEST RESULT SUIVI_RY SHEET
Circuit Identification Code: A-4
Circuit Diagrams
3
9
Cfrcuit Descriptions
Function: D Flip-Flop
Configurations RTL
Process : Epitaxial
Advertised Speed: Maximum Operating Frequency
Typical 8.5 mc
Minimum 5.0 mc
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TEST RESULT SUN_RY SHEET
Circuit Identification Code: A-5
Circuit Diagram:
V
CC
R2 R2
A
xO
IR R4
5V Eq F
R 3
R 1
G
OY
Circuit Description:
Function : NAND
Configurations DTL
Process s Epitaxial
Advertised Speed: Average Propagation Delay
43 ns Typical
55 ns Maximum
,<
A.
.5
.,.4
&J
0
E_
f,n
o
>
c_
,,o ,,o
,-4 ,-I
O0 >
,--I ,--I o
..Q
X X ..<
OCq "0
,,'4
1 O
I N
U
U ,-.4
- 104-
_ _ ,,O "_ _ _ ('4
•_ _._ _o • .
_ _- 0
cq
,-4 ¢q ¢q
* o d
,--.-i
•,,4 '--_ * P_I i
= _ ¢q
0 _
o
0
4_
o
.5
4_
_J
A A
.5 .5
m _
> >
0 0
0 _0 0
0
O
eq
,.-t
cq
"t
O
,....4
!
0
_._
.5
>
(._
O
T-105-
o.
=
o
v
c_
o I
o
o
N
o
.?
<
.,-i
.i-)
o
v
E-4
c_
F.
I
i
co Lc') 0_
_ ._ _ ._t__ O') _
_.,_d
_ !,
• D
"_:o o o
I--4
o
• o
N
• _ (._
).( _::Y)U-_
O
_, o
N
::>
-106-
_ _._ _.__. .
I 4 @ _I- -I. -I-i4. ÷
I
_ o o, _i_o
oIo o;_ oo.o o
c_ ooo oo _IS
>_S g:5 5 515!5
,--_ eo L'-. ,--F O_
O O
o o
c,,l
o .-_ ,--_ _0 _I
o o, o_ o_ o_, <_ -o:_ c_,
" £
_ _ _ _ ,---t ,---t ,--'-t
c_ n_
o
! c_
_ r-" o
C,l
,4-
,---t _
v
_ v
> >
'q" 03
o o
(2) O
C_
O
O4
O4
2
i.,I. t t tl i' _
o_i_ o!o __ o
u): u) u) u_ u u) u)
(-' CZ F' C: C C:
C_
0
t'.-: O O', O_ (_ r-- c0 O
,..-t ,--.-i ,._
oo_oo o o_oo_
,;
>-,
-p
.r_
0
:_+_
0 ._
r_ Q_ Q_
(_ _ 0
_(..) -_
C%)
C_ CO
,-q ,-.-i
¢
I -4- 4,.I-I-
!
_0 0 0 0
_ c_ _
_'- C',li 0") p-- "_
,-.4 _ r--ti ,---t' ,-"t
_, i_ _ _ro I
.,-i
[--,
>-,
,--i
c)
_l..a
<--107--
•1_mmmRilmml_M _
=
=
,,,,4
=
o
m
i
?_
G)
E
.r'-t
,--4
,---I
-108-
TEST RESULT SUNIW_RY SHEET
Circuit Identification Code: A-6
Circuit Diagram:
VCC
_'GND
i i
_,CP
Circuit' Description:
Function: J-K Flip-Flop
Configurations DTL
Processl Epitaxial
Advertised Speed: Clock Frequency
8 mc typical
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TEST RESULT.SUMmARY SHEET
Circuit Identification Code: B-I
Cizcu it Diagrams
C_ , C
o
• " (_TVcc
• OR
R
Circu it Description,
Function s NOR
Configurations ECL
_ocessl Epitaxial
,Advertised Speeds Average Propagation Delay
6,0 ns typical
9.0 ns maximum
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TEST RESULT SUMMARY SHEET
Circuit Identification Code, B-2
Circu it Diagram,
I
I
!
\1
6
!
8
.
2
Circuit Descri}.,%ion:
Function, DC RS Flip-Flop
Configuration, ECL
Process: Epitaxial
Advertised Speed, Average Propagation Delay
12 ns typical
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TEST RESULT S_RY SHEET
Circuit Identification Codes C-I
Circuit Diagrams
.o
o
3
-i ,,r"
,5" J
Circuit Descriptions
Functionl Nand Gate
Configurations DTL
Processl Planoz Diffused
Advertised Speed! Average Propagation Delay
30 ns typical
55 ns nm_ximum I
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TEST RESULT SUNZ_RY SHEET
Circuit Identification Code: C-2
Circuit Diagram:
7
8 t
Q
SC
Q
r
J
i
6
T
Circuit Descriptions
Function: RS Flip-Flop
Configurations DTL
Processs Diffused
Advertised Speeds Maximum Clock Frequency
i0 mc Minimum
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TEST RESULT SUMMARY SHEET
Circuit Identification Codez
Circuit Diagram:
E-4
0
Circuit Descriptions
Functions RS Flip-Flop
Configuration _ T_L
Processs Epitaxial
Advertised Speeds Typical i0 mc
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TEST RESULT SUMMARY SHEET
Circuit. Identification Codes E-5
Circuit Diagrams
Circuit Descriptions
Punctlon s Nand/Gate
Configurations T_
Processs Epitax{al
Advertised Speeds Average P_opagatiol, Delay
9n sec Typical
18n sec Maxin_m
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TEST RESULT SUMMARY SHEET
Circuit Identification Code, F-I
Circu it Diagrams
_m
9
8
7
i0
Circuit Descriptions
Functions Nor Gate
Configurations RCTL
Process! Diffused
Advertised Speeda Average Propagation Delay
150 ns Typical
W
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TEST RESULT SUMMARY SHEET
Circuit Identification Codes F-2
Circuit Diagram,
Circuit Description=
Functions R S Flip-Flop
Configuration| RCTL
Process, Diffused
Advertised Speeds Maximum Clock Frequency
800 Kc Minimum
i°0 mc Typical
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TEST RESULT SUMMARY SHEET
Circuit Identification Codez F-3
Circuit Diagrams
Circuit Descriptfonz
£unctionz Nand Gate
Configurations DTL
Processz Diffused
Advertised Speed-z Propagation Delay
25 ns Typical
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TEST RESULT SUMMARY SHEET
_-;ircuit Description,
Function, J-K Flip £1op
Configurations DTL
Process: Diffused
Advertised Speedl Typical 4,8 mc
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CONCLUSIONS AND RECOMMENDATIONS
The research described in this report has contributed to the further
understanding of the effects of space radiation in silicon integrated circuits.
The results should provide a meaningful basis for the judicious exploitation
of the integrated-circuit technology in space missions.
Several significant findings are warranted by the research results.
These are delineated below.
(I) The radiation resistance of present silicon integrated
circuits is determined by the stability of the gain of
the transistor elements with respect to cumulative
exposure and the tolerance of the circuit design with
respect to gain degradation.
(2) No one class of microcircuits is inherently superior
to another, but those using the faster transistors
usually required greater electron fluence for failure.
Epitaxial transistors usually, but not exclusively,
are representative of the faster transistor types.
(3) The reduction in permissible fan-out can be useful as
a means for extending the useful life of microcircuits
in a steady-state radiation environment.
(4) Temperature must be considered in the total environment
since it affects transistor gain.
(5) Individual approximate relationships between the micro-
circuit parameters and the radiation have been established.
For example, input threshold voltages increase, rise time
increases, storage time decreases, and output drive current
capability decreases as a function of radiation exposure.
-163-
(6) An excessive Vzero output voltage is the predominant mode
of microcircuit failure, except for those microcircuits
with active output configurations, where either Vzero or
V may change excessively.
one
The research also has raised several questions which remain unanswered
at this point. The problem of surface defects is a good example. The greater
degradation observed in several nonenergized circuits cannot be explained on the
basis of bulk phenomena. If surface defects are prominent, they should be
accentuated during and just after radiation exposure. The implications of this
effect leave some uncertainty in the design of systems to be nonenergized dur-
ing large portions of a space mission. The unknown behavior of the nonenergized
circuits should be clarified.
A reduction in fan-out has been shown to be a conservative design
practice for a radiation environment. The extent to which this practice is
helpful is unknown and should be determined. In the same light, the possibility
of screening for high-beta circuits should also be investigated from the stand-
point of the benefits realized.
Finally, it has been shown that lifetime degradation is the principal
effect of radiation on microcircuits. Yet the present methods for determining
lifetimes of the order of nanoseconds are not satisfactory. Because of the
importance of this parameter in radiation studies, research should be directed
toward improving and validating the measurement of this parameter.
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This section is not applicable.
OAPPENDIX I
CHARACTERIZATION PLANS
CHARACTERIZATIONPLANS
This appendix contains the characterization plans for all of the 16
circuit types studied during this program. The characterization plans are
arranged so that: first, there is a schematic of the circuit studied along
with common test conditions and a listing of tests performed; second, the
tested parameters and conditions of testing are listed; and third, the speci-
fic schematics and test procedures are given for each test. This system is
followed for each circuit type.
The characterization plans are arranged in alpha-numeric order:
from A-I through F-4.
I-i
Test Plan A-I
m m m m m m m m • mm _ mm mm mm m (mmmmm_
8 !1
I
64On I
. I
61
I
2 I
I
' I
I
4 I
_mmm m m m m _ _ m w m m m w m _ w m m mm m m m mm m(mmm_m_
Conditions For All Tests
Tests
1. T - 25 ° C
Z. Where used, power supply voltage of +3.0 V on pin (8)
3. Where used, pin (4) is ground
4. Pins (5), (7), (9), and (10) always open
°
2
3
4
To Be Performed
5
6
7
8.
9.
I0.
Ii.
12.
Input voltage levels (Vmi n one)
Input voltage levels (Vma x zero)
Input drive current requirement
Input leakage current
Output drive current capability and Vsa t
Output leakage current
Transient parameters
Pull down resistance
Transistor characteristics
Isolation - Junction forward voltage
Base region minority carrier lifetime
Isolation- Diode lifetime
CHARACTERIZATION PLAN (GATES)
CIRCUIT TYPE: A- 1
r_
BASIC CONDITIONS NOTES
T = 25C
Vcc = 3.0 volts
Output logic levels for functionally
static tests are Vma x zero = 0. 300 volts,
Vmin one = 0. 900 volts
Vmin one
Vmax zero
4_
I _! Drive
_, ' Currenl;
Requirement
Z
0
Z
D
I
j APP.
I PARAMETER TEST CONDITIONS
i
1 No _ '
.oaa. 3 inputs consecutively; other two
open.
.J
O
O
Z
Two resistive load conditions from pin (6)
to (4): R l = Von/Iin = 1.87K and
-R I = Von/5 fin = 374 ohms. 3 inputs con-
secutively; other two open.
Use Vin = 0. 844 volts on 3 inputs con-
3 secutively; other two at +1. 5v.
Leakage 4 Ground each of the 3 inputs consecutively
Current and measure current. Other inputs open.
I Drive
I Current
!Capability
Leakage
Current
5
6
Rise, Fall,
oc SteolrTygT'i i ensd
Use Vin = 0. 565 volts on all 3 inputs
simultaneously. Vary R L from pin (6) to
(4) until Vou t = 0. 8154. Repeat with inputs
open.
Open pin (8). Vin = 0. 565 on all 3 inputs
simultaneously. Apply 0. 844 volts on pin
(6). Measure current into pin (6). Repeat
with inputs grounded.
No Load. Use sing:,e input.
CIRCUIT TYPE: A-I
Z
©
0
Z
z
0
Z
PARAME TE R
Pull-down
Resistor
Transistors
Characteristics
Forward voltage of
isolation junction
VSAT
Base Region
Minority-Carrier
APP.
TEST
i0
II
C ONDI TIONS
Measure R between pin (8) and (6).
All other terminals open. Positive
voltage on pin (8).
Using transistor curve tracer, de-
termine DC _ of each transistor at
V c = 1.0 volt and I C = 0.2 ma.
Apply I = 0. 5 ma between pins (6) and
(4) with (6) negative. All other pins
open. Measure voltage.
Apply 1. 5v on each input simul-
taneously with Vcc applied. Measure
output voltage.
Standard open-circuit decay technique
at IF = 0. 5 ma between pins (1) and
Lifetime
Isolation
Diode
Lifetime
(4). Pin (I) positive.
12
Standard open-circuit decay tech-
nique at I F = 0. 5 ma between pins (6)
and (4). Pin (4) positive.
ENGINEER
REVISIONS:
DATE
CIRCUIT TYPE: A-1
TEST NUMBER : 1
TEST TITLE: Input Voltage Levels (Vmin one)
TEST CONDITIONS:
1. Apply +3 volts to pin (8) and ground to pin (4).
2. Connect a positive voltage supply to pin (1); pins (Z), (3), (5),
(7), (9), and (I0) are open.
SCHEMATIC:
+3v
< >
(1)
(2)
(3)
(4)
(5)
l
'9 I I
(_°)l _J_
TEST PROCEDURE:
l,
Z.
,
Starting at V x = 0 volts increase V x until VA decreases to
0.30 volts. Record V x at this point as Von e (1).
Disconnect variable supply from pin (i) and connect it to
pin (2). Repeat Step No. 1. Record value of V x as Von e (2)'
Disconnect variable supply from pin (2) and connect it to
pin (3). Repeat Step No. 1. Record value of V x as Vone(3).
CIRCUIT TYPE: A-1
TEST NUMBER: l
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS .AND LIMITS EXPECTED
PARAME TER S
Vone (1)
Vone (2)
Vone (3)
READINGS
0.6V
0.6V
0.6V
LIM/TS DURING TEST
0-3V
0-3V
0-3V
COMMENTS:
V A may be somewhat unstable at V A = 0.30 volts.
record V x when VA < 0.30 volts.
If sop
CIRCUIT TYPE: A-I
TEST TITLE: Input Voltage Levels (Vmax zero)
TEST CONDITIONS:
TEST NUMBER : Z
I. Connect R L = I. 87K between pins (6) and (4).
Z. Apply +3 volts to pin (8) and ground to pin (4).
3. Connect a positive voltage supply to pin (I); pins (Z), (3),
(7), (9), and (I0) are open.
(5),
SCHEMATIC:
i
i
(1)
(2)
(3}
(4}
f5)
R L
(6)
(7)
(8)
(9)
(io)
_m
m
+Vcc" + 3v
T
I
I
!
I
I
I
I
TEST PROCEDUR _='..
I. Starting at V x = 0 volts, increase V x until V A (pin (6)) decreases
to 0.90 volts. Record value of V x as Vzero (I).
2. Disconnect variable supply from pin (i) and connect it to pin (Z).
Repeat Step No. I. Record value of V x as Vzero (2).
3. Disconnect variable supply from pin (2) and connect it to pin (3).
Repeat Step No. 1. Record value of V x as Vzero (3).
4. Set R L = 374 ohms. Repeat Steps No. I, Z, and 3.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A- 1
i
TEST NUMBER: Z
i
APPROXIMATE READINGS AND LIMITS EXPEC TED
PARAME TERS
Vzero (I)
Vzero (Z)
Vzero (3)
READINGS
0.5V
0.5V
0.5V
LIM/TS DURING TEST
0-3V
0-3V
0-3V
COMMENTS:
Reading at V A = 0.90 volts ma 7 be unstable.
value as V A > O. 90 volts, if this is the case.
Take approximate
CIRCUIT TYPE:
TEST TITLE: Input Drive Current Requirement
TEST C ONDI TIONS:
A-1
TEST NUMBER: 3
I. Apply +3 volts to pin (8) and ground to pin (4).
Z. Pins (5), (6), (7), (9), and (10)are open.
SCHEMATIC:
m
I
I
*l.5v
J
±
(_) (6)
2) (z)
3) (8)
4) (9)
i
5) (10)_
i
+3v
TEST PROCEDURE:
I • Set V x = 0. 844 volts, voltage at pin (2) and (3) = I. 5 volts•
Record I x as I D (i).
, Remove the +1.5 volts from pin (2). Disconnect variable
supply from pin (1) and connect it to pin (Z). Connect +1.5
volts to pin (1).
• Set V x = 0.844 volts• Record Ix as ID (2).
, Remove the +1. 5 volts from pin (3). Disconnect variable
supply from pin (2) and connect it to pin (3). Connect +1.5
volts to pin (Z).
5. Set V x = 0. 844 volts. Record I x as I D (3).
CIRCUIT TYPE: A- 1
TEST PROCEDURE CONTINUED:
TEST NUMBER: 5
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
ID (I)
ID (Z)
ID (3)
C OMME N TS:
READINGS
0.45 ma
0.45 ma
0.45 ma
LIMITS DURING TEST
0-I rna
0-I ma
0-I ma
CIRCUIT TYPE:
L
A-I
TEST NUMBER: 4
u
TEST TITLE: Input Leakage Current
TEST CONDITIONS:
e
I. Apply -3 volts to pin (4) and ground to pin (6) through a
ammeter.
Z. Pins (Z), (3), (5), (6), (7), (9), and (I0)are initially open.
SCHEMATIC:
-3
(i)
(2)
(4)
(5)
II
(6)
(7)
(e)
(9)
(iO)
TEST PROCEDURE:
Io Apply -3 volts to pin (I) as shown. Correct voltage to pin (I) so
there will be 3 volts between pin (6) and pin (I). Record I L as
IL (I).
o Remove -3 volts from pin (I). Apply -3 volts to pin (Z), making
Lhe correction f_r ..^I_,_ ,]_np ,ver I, Record I L as IL (2_.
vv_mO_ ..... dkJ"
| (
o Remove -3 volts from pin (2). Apply -3 volts to pin (3), making
the correction for the voltage drop over I L. Record IL as IL (3).
• ill. i
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE:
TEST NUMBER: 4
m
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
IL (I)
IL (Z)
IL (3)
READINGS
0.5 _a
0.5 _a
0.5 _a
LIMITS DURING TEST
0- Ima
0- Ima
0- Ima
COMMENTS:
CIRCUIT TYPE: A- 1
TEST NUMBER:
TEST TITLE: Output Drive Current Capability and ,VIsat )
TEST CONDITIONS:
5
m
I. Connect +3. 000 v to pin (8) and ground to pin (4).
2. Connect ÷0. 565 volts to pins (I), (2), and (3).
3. Connect variable resistor RL; milliammeter, and digital
voltmeter to pin (6) as shown.
+0.565 v +3v
SCHEM_&T!C: ? T
i
N
(I) (6)
(2) (7)
(3) (8)
(4) (9)
(5) (10)
TEST PROCEDURE:
1. Starting with R L = I K,
Record IA as IDD.
lower R L until V A = 0. 815 volts.
.
o
.
Remove connections from pins (I),
these terminals open.
Adjust R L until V A = 0. 815 volts.
(2), and (3), leaving
Record I A as IDO.
Remove R L and I A from circuit, leaving V A connected
to pin (b).
5. Connect I. 5 volts to pins (I), (2), and (3). Record V A as VSA T.
CIRCUIT TYPE: A- 1
TEST PROCEDURE CONTINUED:
TEST NUMBER: 5
t
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAME TER S
IDD
IDO
VSAT
COMMENTS:
R EADINGS
Z. 5 ma
3.0 ma
O. 2 volts
LIMITS DURING TEST
0- 5ma
0- 5rna
0 - 5 volts
CIRCUIT TYPE: A- 1
l
TEST TITLE: Output Leakage Current
TEST CONDITIONS:
1. Connect O. 565 volt to pins (1), (2), and (3).
Z. Connect variable supply, microammeter,
to pin (6) as shown.
TEST NUMBER: 6
and voltmeter
_ r"' T..,T"17'XX A "I'T C'_.. +0.565 v
(I)
(2)
(3)
4)
I I (6)
(Z)
i
(8)
(9)
(t0)
i
,%-
TEST PROCEDURE:
I. Set the voltage at pin (6), VA, for 0. 844 volts to ground,
making the correction for the voltage drop over IA.
2. Record IA as ILD.
3. Remove voltage from pins (1), (Z), and (3), and ground
them.
4. Set voltage at pin (6) at 0. 844 volts to ground.
5. Correct V A for voltage drop across ammeter and record
IA as ILG.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A- 1
TEST NUMBER: 6
m
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
..,
ILD
ILG
0.5 #a
0.5 #a
0--1ma
O- lma
COMMENTS:
CIRCUIT TYPE: A-l
TEST NUMBER: 7
TEST TITLE: Transient Parameters
TEST CONDITIONS:
I. Use special high-frequency connector.
Z. Connect +3 volts to pin (8) and ground to pin (4).
3. Pins (1), (3), (5), (7), (9), (10)are open.
4. Connect pulse generator as shown to pin (Z). Pulse
amplitude positive 1.5 volts; pulse width lO0 ns.
SCHEMATIC:
J_
93 _ ,_
Somplino
Oscil Ioscope
i ::i
(_) (6)
(2} (7)
(3) (8)
(4) (9)
(5) (io)
+3v
TEST PROCEDURE:
1. Record 7S, 7D, 7R, and 7F.for the circuit and 7 R and "rF for
pulse generator.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A°I
|
TEST NUMBER: 7
APPR OXIIv£ATE READINGS AND LIMI TS EXPEC TED
PARAME TERS
I TS
CKT . 7D
TF
READINGS
10 ns
10 ns
10 ns
10 ns
8 n8
4 ns
COMMENTS:
LIMITS DURING TEST
u, i ii
0 - Z5 ns (all)
N
CIRCUIT TYPE: A-I
|
TEST NUMBER: 8
m
TEST TITLE: Pull-Down Resistance
TEST CONDITIONS:
I.
Z.
All pins except (8) and (6) are open. ,
Resistance bridge connected between pins (8) and (6);
positive voltage on pin (8).
SCHEMATXC:
=, i
(I) (6)
(2) (7)
(5) (8)
(4) (9)
(5) (10)
Resistonce
Bridoe
TEST PROCEDURE:
I. Record resistance as R D.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-I
TEST NUMBER : 8
m
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAME TER S
R D
READINGS LIMITS DURING TEST
COMMENTS:
640 n 300 - 1000
CIRCUIT TYPE: A- 1
TEST NUMBER : 9
m
TEST TITLE: Transistor Characteristics
TEST CONDITIONS:
1. Pins (5), (7), (8), (9), and (10)open.
2. Connect transistor curve tracer as shown.
SCHEMATIC:
Bose ¢
Emitter ¢
Collector ¢.
(a) (s)
(2) (7)
(3) (e)
(4) (9)
(5) 00)
TEST PROCEDURE:
1. Adjust settings to npn, V C sweep 0 - 3.0 volts,
Ib 0.1 ma/step, 4 steps, R C = 50 ohms.
2. RecordI C at Ib = 0.2 ma and V C = 1.0 volt as I C(1).
.
.
Remove base connection from pin (1) and connect to
pin ( _ steps
-,. Repeat (l) and (2). Recordl C as IC(2).
Remove base connection from pin (2) and connect to
pin (3). Repeat steps (1) and (2). RecordI C as I C(3).
CIRCUIT TYPE: A-l
TEST PROCEDURE CONTINUED:
TEST NUMBER: 9
APPROXIMATE READINGS AND LIMITS EXPECTED
PAR AME TER S
IC 1
I C
2
I C
3
READINGS
5 ma
5 ma
5 ma
LIMITS DURING TEST
O. 5 to 50 ma
O. 5 to 50 ma
O. 5 to 50 ma
C OMME N TS:
CIRCUIT TYPE: A-I
TEST NUMBER: I0
TEST TITLE: Isolation-Junction Forward Voltage
TEST CONDITIONS:
1. All pins open except pins (4) and (6).
Z. Connect biasing network to pins (4) and (6) as shown.
SCHEMATIC:
(I)
(2)
(3)
(5)
(6)
(7)
(8)
(9)
0o)
_J__
TEST PROCEDURE:
I. With variable supply initiallyat zero volts increase
voltage until IB = 0.5 ma. Record V F at this current.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A- 1
TEST NUMBER : l0
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETER S R EADINGS LIMITS DURING T ES T
V F 0.4 volts 0 - 0.6 volts
COMMENTS:
i
The value of variable supply voltage that will be required
should be approximately I. 5 volts.
J
CIRCUIT TYPE: A-I
TEST NUMBER: II
m
TEST TITLE: Base Region Minority Carrier Lifetime
TEST CONDITIONS:
1. Use special lifetime measurement jig.
2. All pins open except pins (1) and (4).
3. Connect standard open-circuit voltage decay equipment to
pins (I) and (4). Pin (I) is anode (positive).
Oscilloscope 1_
SCHEMATIC:
Ik
Gen.
x- y recorder
_C
(I) (6)
(2) (7)
(3) (8)
(4) (9)
(5) (10)
TEST PROCEDURE:
1. Adjust pulse-generator for i F = 0.5 ma.
2. Record output waveform on X-Y recorder.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A- 1
TEST NUMBER: II
m
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAME TERS READINGS LIMITS DURING TEST
T 3 x 10 -9 sec (0 - I00)x I0-9 sec
COMMENTS:
The output decay voltage should show an unusually high ohmic
drop, a clean linear decay which degrades into an exponential decay
(as shown below).
Ohmic
Linear
Exponential
CIRCUIT TYPE: A-1
TEST NUMBER: 12
I
TEST TITLE: Isolation-Diode Lifetime
TEST CONDITIONS:
1. Use special lifetime measurement jig.
Z. All pins open except pins (4) and (6).
3. Connect standard open-circuit voltage decay equipment
to pins (4) and (6). Pin (4) is anode.
SCHEMATIC'.
P G.
II Oscilloscope _ x-y recorder
Ik.
(_) (6)
(2) (7)
(S) (8)
(4) (9)
(5) (10)
TEST PROCEDURE:
1. Adjust pulse-generator for IF = 0.5 ma.
Z. Record output waveform on X-Y recorder.
CIRCUIT TYPE: A- 1
TEST NUMBER: lZ
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
T 3 x 10 -9 sec (0- 100)x 10 -9 sec
COMMENTS:
The output decay voltage should show a clean linear decay which
degrades into an exponential decay (as shown below).
__.Li Ohmic
near Exponential
L
6
• Test Plan A-2
8 7
6
1
2
3
L
J
Conditions For All Tests
I. T- 25 C
2. Where Used, power supply voltage of +4.0 v on pin (R)
3. Where used, pin (4) /_ ground
Test To Be Performed
i. Input voltage levels (Vmi n one )
2. Input voltage levels (Vma x zero)
3. Input drive current requirement
4. Output drive current capability and VSAT
5. Output leakage current
6. Transient parameters
7. Pull down resistance ,
8. Isolation-Junction forward voltage _
9. Base region minority carrier lifetime
I0. Isolation-Diode lifetime
CHARACTERIZATIONPLAN(GATES)
A-2CIRCUITTYPE:
BASIC'CONDITIONS
T=25C
V - 4.0 volts
cc
NOTE S '
i i
Output logic levels for functionally
static tests are Vma x zero = 0.300 volt
Vmin one _ 0.81 v_It
I I PARAMETER
I
rain one
! v
i max zero
D
LD _-4
Drive
< ; Current
o_ Requirement
O;
Leakage
! _ Current
I Drive
, [ Current
_ 1 Capabilityi =
Leakage
L; Current
! Rise, Fall,
_ _ Storage, and
; _ "_I Delay Times
..z _!
t,
rApp.
TEST
m
CONDITIONS
1 No load. 4 inputs consecutively; other three open.
iii i i
Two resistive load conditions from pin (6) to (4):
2
R 1 = Von/Iin = 5.76K and R 1 = Von/4 Iin = 1.44 K.
4 inputs consecutively; other three open.
i
Use Vin _ 0.865 volts on 4 inputs consecutively;
3
other three at +R.o v.
Does not apply
Use Vfn = 0.450 volts on all 4 inputs simultane-
ously. Vary RL from pin (6) to (4) until
Vout _ 2.75_ Repeat with inputs open_
Open pin (8). Vin = 0.450 on all 4 inputs
simultaneously. Apply 0.805 volt on pin (6).
Measure current into pin (6). Repeat with inputs
grounded.
No Load. Use single input.
t
C IRCUIT TYPE: A- 2
PARAMETER
Pull-down
Resistor
Transistors
Characteristics
o
VSAT
z
I
&.....
Forward voltage of
isolation Junction
APP.
7
8
4
n
I
CONDITIONS
Measure R between pin (8) and (6). All other
terminals open. Positive voltage on pin (8).
Does not apply
I I
Apply I ffi0.I ma between pins (6) and (4) with
(6) negative. All other pins open. Measure voltage.
Apply 1.8 v on each input simultaneously with
V applied. Measure output voltage. ,
CC
I I I I
Base.Region
Minority-Carrler
Lifetime
Isolat ion
Diode
Li fet ime
i0
Standard open-circult decay technique at
IF = 0.i ma between pins (I) and (4). Pin (i)
.....positive.
Standard open-circuit decay technique at
= 0.I ma.between pins (6) and (4). Pin (4)
positive•
i
I I
]LU_.8 ZON8 |
.J
\
.\
!
I III I I
. . ." '_,
I I
• A-2
CIRCUIT TYPE:
TEST NUMBER:
TEST TITLE: Input Vol£age Levels (Vmi n one_
TEST CONDITIONS:
i. Apply +4 volts to pin (8) and ground to pin (4)
2. Connect a positive voltage supply to pin (I); pins (2), (3), (5),
(7),(9), and (10) are open.
SCHEMATIC:
(t) (6)
(2) (7)
(3) (8) I
(4) (9!1
(5) (10)]
+4 V
TEST PROCEDURE:
1. Starting at VX = 0 volts, increase VX until VA decreases to 0.3 volts.
Record Vx at this point as V
one(l)"
2. Disconnect variable supply from pin (1) and connect it to pin (2).
Repeat step 1, except record value of VX as Vone(2).
3. Disconnect variable supply from pin (2) and connect it to pin (3).
Repeat Step l, except record value of V X as Vone(3).
4. Disconnect variable supply from pin (3) and connect it to pin (5).
Repeat Step I, except record value of Vg as Vone(5).
CIRCUITTYPE: A-2
TEST PROCEDURE CONTINUED:
TEST NUMBER:
APPROXIMATE READINGS AND LIMr_S EXPECTED
J
PARAMETERS READINGS
, i
V 0.75 V
one(1)
Vone (2) 0.75 V
Vone (3) 0.75 V
V 0.75 V
one(S)
COMMENTS :
LIMITS DURING TEST
, m, ,,
0- 4V
O-4V
O-4V
0-4V
VA may be somewhat unstable at VA = 0.3 volt . If so, record Vx when VA _ 0.30 volt .
Actual Circuit Configuratio_:_i 7
6
CIRCUIT TYPE : A-2
TEST NUMBER :
TEST TITLE :
TEST CONDITIONS :
1.
InDut Volta=e Levels _V )
o.
o
Connect RL - 5.76 K between pins (6) and (4).
Apply+4 volts to pin (8) and ground to pin (4).
Connect a positive voltage supply to pin (I); pins (2), (3), (5), (7), (9) and (i0)
are open.
SCHEMATIC: I
w
(1)
(2)
(3)
(4)
(5)
i
RL
(6)
(7)
(s)
(9)
(i0)
+4V
O
__3
TEST PROCEDURE:
i. Starting at VX ffi0 volts, increase VX until VA (pin (6)) decreases to 0.81
volts. Record value of VX as V
zero(l_"
2. Disconnect variable supply from pin (I) and connect it to pin (2).
Repeat Step I, except record value of VX as Vzero(2 ).
3. Disconnect variable supply from pin (2) and connect to pin (3).
Repeat Step I, except record value of V X as V
zero(3)"
4. Disconnect variable supply from pin (3) and connect to pin (5).
Repeat Step i, except record value of V X as Vzero(5 ).
5. Set RL = 1.44 K. Repeat Steps I, 2, 3, and 4.
CIRCUIT TYPE: A-2
TEST NUMBER: 2
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS ......_Ar_u_=n
PARAMETERS READINGS
V 0.65 and 0.7 v
zero(l)
Vzero(2 ) 0.65 and 0.7 v
Vzero(3 ) 0.65 and 0.7 v
Vzero(5 ) 0.65 and 0.7 v
LIMITS DURING TEST
0- 4v
0 -4v
0-4v
O-4v
COMMENTS :
CIRCUIT TYPE: A-2
TEST NUNBER: 3
TEST TITLE; Input Drive Current Requirement
TEST CONDITIONS:
i. Apply +4 volts to pin (8) and ground to pin (4).
2. Pins (6) and (7) are open.
+2.0 v
_ v
SCHEMATIC:
m
(1)
(2)
(3)
(4)
<5)
(6)
(7)
(8)
(9).
(1o)
TEST PROCEDURE:
I. Set VX = 0.R65 volt, voltage at pins (2), (3) and (5) = 2.0 volts.
Record IX as ID(1).
2. Remove the _2.0 _olts from pin (2). Disconnect variable supply from pin (i) and
connect it to pin (2). Connect +2.0 volts to pin (i).
3. Set VX = 0.R65 volt. Record I_ as ID(2).
4. Remove the +2.0 volts from Pin (3). Disconnect variable supply from pin (2) and
connect it to pin (3). Connect +2.0 volts to pin (2).
5. Set VX = 0.865 volt. Record IX as ID(3).
6. Remove the +2.0 volts from pin (5). Disconnect variable supply from pin (3) and
connect it to pin (5). Connect +2.0 volts to pin (3).
7. Set VX = 0.865 volt. Record IX as ID(5_.
CIRCUIT TYPE: A-2
TEST PROCEDURE CONTINUED:
TEST NUMBER:
APPROXIMATE READINGS AND LIMrrs EXPECTED
i ,
PARAMETERS
ID(1)
ID(2)
ID(3)
ID(4)
READINGS
O,l ma
0.i ma
O.Ima
0.i ma
LIMITS DURING TEST
0 - 0.5 ma
0- 0.5 ma
0 - 0.5 ma
0 - 0.5 ma
COMMENTS :
9CIRCUIT TYPE:
A-2
TEST NUMBER: 4
TEST TITLE: Output Drive Current Capability and V(._AT)
TESTCONDITIONS:
i. Connect +4 volts to pin (8) and ground pin (4).
2. Connect +0.450 volt to pins (i), (2), (3) and (5).
3. Connect variable resistor RL; millia_eter, and digital voltmeter to
pin (6) as shown.
SCHEMATIC:
+0. 450 V
o
!
(i)
(2)
-- (3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
+4 V
TEST PROCEDURE:
I. Starting with RL = 5 K, lower RL until VA u 0.775 volt.
/
I,,
Record IA as IDD.
2. Remove connections from pins (i), (2), (3), and (5), leaving these terminals open.
3. Adjust RL until VA = 0.775 volt. Record IA as IDO.
4. Remove RL and IA from circuit, leaving VA connected to pin (6).
5. Connect 2.0 volts to pins (i), (2), (3) and (5). Record V A as VSA T.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-2
TEST NUMBER: 4
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
IDD
IDO
VSA T
READ ING S
0.9 ma
0.9 ma
0.2 volt
COMME hUTS:
LIMITS DURING TEST
0- 5 ma
0 - 5ma
0 - 1 volt
CIRCUITTYPE: A-2
TEST NUMBER : 5
TEST TITLE: Output Leakage Current
TEST CONDITIONS:
I. Connect ground to pin (i) through an electrometer.
2. Connect variable supply and voltmeter to pin (6) as shown.
SCHEMATIC :
(i) (6)
(2) (7)
(3) (8)
(4) (9)
(5) (i0
TEST PROCEDURE:
i. Set the voltage at pin (6), VA, to 0.865 volt.
2. Correct VA so there is .865 volt from pin (6) to pin (I).
Record IA as II.
3. Remove connection from pin (i) and connect consecutively to pins (2), (3)
and (5). Record 12, 13, and 15 .
D
CIRCUIT TYPE: A-2
TEST PROCEDURE CONTINUED:
TEST NUMBER: 5
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
ILD
ILG
READINGS LIMITS DURING TEST
0 - 500 pa
0 - 500 pa
COMMENTS :
CIRCUIT TYPE: A-2
TEST NUMBER : 6
TEST TITLE : Transient Parameters
TEST CONDITIONS:
i. Use special high-frequency connector.
2. Connect +4 volts to pin (8) and ground to pin (4).
3. Pins (i), (3), (5), (7), (9), (I0) are open.
4. Connect pulse generator as shown to pin (2). Pulse _mplitude positive
2.0 volts; pulse width i00 ns.
SCHEMATIC :
¢i
i
93
(1) (6)
(2) (7)
(3) (8)
(4) (9)
(5) (lO)
-I
Samp Iing |
Oscilloscope
rig. A : j
B :,1
._2
TEST PROCEDURE:
i. Record _S' _D' _R' and _F for the circuit and TR and _F for pulse generator.
k_
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-2
TEST NUMBER: 6
APPROXIMATE RFADINGS AND LIMITS EXPECTED
PARAMETERS READINGS
m S
D
i
CKT ] mR
_.mF
P .G. _ mR
L 7F
40 ns
40 ns
40 ns
40 ns
30 ns
12 ns
LIMITS DURING TEST
0 - i00 ns (All)
COMMENTS :
CIRCUIT TYPE:
TEST NUMBER : 7
TEST TITLE: Pull-Down Resistance
TEST CONDITIONS:
I. All pins except (8) and (6) are open.
2. Resistance bridge connected between pins (8) and (6); positive voltage
on pin (8). Check to see that applied voltage is no greater than 7 volts.
SCHEMATIC:
(l) (6)
(2) (7)
(3) (8)
4) (9) ]
5) , (to)
i
Resistance
Bridge
TEST PROCEDURE:
i. Record resistance as R_.
D
CIRCUIT TYPE: A-2
TEST NUMBER:
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
R
D
3.6K 2.SK-4.5K
COMMENTS :
A-2
CIRCUIT TYPE:
TEST NUMBER: 8
TEST TITLE:
TEST CONDITIONS:
Isolation-Junctlon Forward Voltage
i. All pins open except pins (4) and (6).
2. Connect biasing network to pins (4) and (6) as shown.
SCHEMATIC:
m
w
m
TEST PROCEDURE:
2K
(1)
(2)
(3)
(4)
(5)
m m
(6)
(7)
(8)
(9)
(lO),
i. With variable supply initially at zero volts increase voltage until IB - 0.I ma.
Record VF at this current.
CIRCUIT TYPE: A-2
TEST NUMBER: 8
g
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
VF
READINGS
0.4 volt
LIMITS DURING TEST
0 - 0.6 volt
COMMENTS :
The value of variable supply voltage that will be required should be approximately 1.8 volts.
• CIRCUIT TYPE: A-2
TEST NUMBER : 9
TEST TITLE: Base ReKion Minority Carrier Lifetime
TEST CONDITIONS :
i. Use special lifetime measurement Jig.
2. All pins Open except pins (i) and (4).
3. Connect standard open-circult voltage decay equipment to pins (I) and (4).
Pin (i) is anode (positive).
SCHEMATIC :
IK
Gen. _
Oscilloscope
(1)
(2)
(3)
(4)
(5)
x-y recorder
(6)
(7)
(8)
(9).
(10)
TEST PROCEDURE:
I. Adjust pulse-generator for _ - 0.I ma.
2. Record output waveform on X-Y recorder.
m
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE:
A-2
TEST NUMBER : 9
APPROXIMATE READINGS AND LIMITS EXPECTED
-" n
PARAMETERS READINGS LIMITS DURING ....i_o_
COMMENTS :
The output decay voltage should show an unusually high ohmic drop, a clean linear
decay which degrades into an exponential decay (as shown below). If linear portion
in waveform is not apparent, disregard test.
4------ Ohmic
____ Linear
"Exponential
CIRCUIT TYPE: A-2
TEST NUMBER: i0
TEST TITLE : Isolat ion-Diode Lifetime
TEST CONDITIONS :
i. Use special lifetime measurement jig.
2. All r,ins open except pins (4) and (6).
3. Connect standard open-circuit voltage decay equipment to pins (4) and
(6). Pin (4) is anode.
SCHEMATIC :
I Oscilloscope _ x-y recorder
P.G.
IK
(1) (6)
(2) (7)
(B) (8)
(4) (9)
(5) (10)
h
I
TEST PROCEDURE:
i. Adjust pulse-generator for _ = 0.i ma.
2. Record output waveform on X-Y recorder.
A-2
CIRCUIT TYPE:
iTEST PROCEDURE CONTINUED:
TEST NUMBER : i0
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
COMMENTS :
The output decay voltage should show a clean linear decay which degrades into an
exponential decay (as shown below).
_ Ohmic
Linear
Exponential
TESTPLANA-3
\
2 3i
TEST COEDiTIONS:
I _ . _ 25• _em_eratur= C
2. VCC = 3.0 volts
TESTS :
I. Di_'_eu see-reset input threshold.
2. Di_e_ se[-rcset input driving current.
3 D_z=ce set-reset input leakage current.
4 Clocked sen-reset input threshold•
5 Clocked set-reset input driving current
6 Clocked set-reset input leakage current, clock-input leakage current.
7 Minir_um pulse width and height (clock pulse).
P. Output for voltage for Q and Q.
9 Clock input driving current•
i0 Driving current loaded to ground for Q and Q.
ii Driving current loaded to + supply for Q and Q.
12 Rise, fall, storage, and delay times for Q and Q.
13 VSA T
14. Preset propagation delay.
15 Resistance between pins (8) and (5) and pin (_) and (7).
!6 Fo_._ard voltage of isolation junction.
i? i_o!ation diode lifetime.
CHARACTERIZATIONPLAN(FLIP-FLOPS)
CIRCUITTYPE A-3
BASICCONDITIONS NOTES
T=25 C
VCC= 3.0 volts
STANDARDCLOCKPULSE:WIDTH, 50 ns ;
REP. RATE, 1 mc ; AMPLITUDE, 1.0 volts
Output logic levels for functionally
static tests are V zero = 0.30 volt
m x
Vmi n one = 0.900 volt
i
I
J
!
£0
50
Z
I
PAP_}_TER
DIRECT SET-
RESET INPUT
THRESHOLD
DIRECT SET-
RESET INP [rf
DRIVING CU I_RENT
DIRECT SET-
RESET INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
MINiMI/MPULSE
WIDTH AND
}{EIGHT (CLOCK
PULSE)
-APe
ITEST
!
.
4.
5.
,
CONDITIONS
Pin (5)grounded. Determine logic levels at Pin (6)
for output (7). No load and
V
on = 640 _ for high level output.
RL - 3 I.
in
Use V 6 = 0.844 volt . Apply 1.5 volts to Pin (5).
Apply 1.5 volts to Pin (7). Measure current through
grounded Pin (6).
With Pins (I) and (3) at 1.5 volts and clock pulse
connected, momentarily connect 1.5 volts to Pin (6).
Lower voltage at Pin (3) until Pin (5) voltage
0.3 volt Return Pin (3) to 1.5 volts. Lower Pin
(i) voltage until Pin (7) voltage & 0.3 volt
Connect 1.5 volts to Pin (5) [and (7)]. Apply
0.844 volt to Pin (I) [and ( 3)].
Ground Pins (i) and (3) with normal power supply
voltages.
Cinn_ct for toggle.
•
CrRCUZ A-3 • t
CD
<
V_
,-a
O
CD
Z
! PARAMETERS
OUTPUT ONE
VOLTAGE FOR
DRIVING CURRENT
LOADED TO GROUND
FOR
Q AND 
DRIVING CURRENT
LOADED TO + SUPPLY
Q AND
RISE, FALL,
STORAGE, AND
DELAY TIMES
FOR
QANDQ
Be'
I0.
II.
12.
i i
No load.
CO ND IT iONS
Variable resistor to ground on Pins (5) [and (7)3
when high state. State assured by application of
ground to complement output.
Variable resistor to positive supply on Pins (5)
[and (7)_ when low state. State assured by
1 D . # _1. • -- 1 .......
appLzca_lon of 0.9 vo_s co comp temenu uuupuu
No Load. Use toggle connection.
CLOCK INPUT
DRIVING
CURRENT
<
Z
O
cD '
Z
Z
O
VSAT
PRESET
PROPAGATION
DELAY
RESISTANCE BETWEEN
PINS (8) AND (5)
AND PIN (8) AND.
(7)
ENGINEER: _
| rl
9. 1.5 volts on Pins (i) and (3). 0.844 volt on
Pin (2). Normal connection.
t
13. Connect 1.5 volts to Pin (6). Measure Pin (7)
voltage. Normal connectlon.
1.5 volts on Pin (I). Ground on Pin (3). Pin (2)
14. standard clock pulse. Pin (6) pulse delayed i00
ns after Pin (2) pulse ends.
i i
Pin (8) negat.ive with respect to Pins (5) and
15. (7).
' ' i
DATE:
I i II
0
CIRCUIT T_E: Ao_ .
PARAMETER
FORWARD VOLTAGE
OF ISOLATION
JUNCTION
APP.
TEST.
16.
CONDITIONS
Diode between Pins (5) and (4). Pin (5) cathode.
ISOLATION DIODE
LIFETIME 17. Diode between Pins (5) and (4). Pin (5) cathode.
C)
to
z
o
i iml
CLOCK-INPUT
LEAKAGE CURRENT
i
Ground Pin (2) through microammeter with normal
supply voltages.
, ,,, / --IT
ENGINEER , ,
|
REVISIONS:
i i i i i
b
CIRCUIT TYPE: A-3
TEST NUMBER:
TEST TITLE: Preset Input Voltage Levels
TEST CONDITIONS :
i. Connect +3 volts to Pin (8) and ground to Pins (4) and (5).
2. Connect variable supply and digital voltmeter to Pin (6).
3. Connect voltmeter of Pin (7).
4. Pins (i), (2), and (3) are open.
SCHEMATIC:
f-
L
(i) (8)
(7)(2)
i(4) (5_ I =
1
0 +3v
Dw'° mw_6
TEST PROCEDURE :
i. Starting from VX = 0 volt) increase Vx until VA > 0.9 volt . Record value
V x as Vzero.
2. Continue increasing V x until VA _ 0.3 volt . Record value of V X as Von e.
3. Repeat Step (I) with 640 _resistor from Pin (7) to ground. Record value of
V x as Vzero L.
CIRCUIT TYPE: A-3
TEST NUMBER: I
TEST PROCEDURE CONTINUED:
APPROXLMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
V
zero
V
one
V
zero L
0.5 volt
0.6 volt
0.4 volt
0 - 1.5 volts
0 - 1.5 volts
0 - 1.5 volts
COMMENTS :
CIRCUIT TYPE : A-3
TEST NUMBER: 2
TEST TITLE: Preset Input Driving Current
TEST CONDITIONS :
i. Connect +3 v to Pin (8) and ground to Pin (4).
2. Connect +1.5 volts to Pin (5).
3. Connect variable supply, milliammeter, and digital voltmeter to Pin (6)
as shown.
4. Pins (i), (2), (3), and (7) are open.
SCHEMATIC:
m
_1_
(i) (8)
(2) C7)
(3) (6)
(4) (5_
TEST PROCEDURE:
I. Adjust Vx - 0.844 volt, and record value of IX .
-------0+3 v
-%-
CIRCUITTYPE: A-3
TEST PROCEDURE CONTINUED:
TEST NUMBER: 2
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
IX 0.5 ma 0 to 1 ma
l
COMMENTS :
CIRCUITTYPE: A-3
TESTNUMBER: 3
TESTTITLE: Preset Input Leakage Current
TESTCONDITIONS :
(i) Connect +1.5 volts to Pin (7).
(2) Connect microammeter from pin (61 to ground as shown.
SCHEMATIC:
(i) (8)
(2) (7)
(3) (6)
(4) (5)
O +1.5 v
m
TEST PROCEDURE:
i. Record IL.
CIRCUIT TYPE : A-3
TEST NUMBER : 3
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
IL 0.5_a
LIMITS DURING TEST
0 - 5_a
COMMENTS :
CIRCUITTYPE: A-3
TESTNUMBER:_
TESTTITLE: Clocked Set-Reset Input Threshold
TESTCONDITIONS:
(I) Connect +3 volts to pin (8), ground to pin (4).
(2) Connect standard clock pulse signal to pin (2).
(3) Connect variable supplies to pins (I) and (3), digital voltmeter readings required.
(4) Connect voltmeters to pins (5) and (7).
SCHEMATIC:
TESTPROCEDURE:
(i) (8)
(2)
(5)
---''0+3 v
_VV "''w'__
I. Adjust VX and Vy to 1.5 volts.
2. Momentarily connect 1.5 volts to Pin (6), then disconnect. The voltage at Pin (7)
should be low, Pin (5) high.
3. Lower Vy until the flip-flop switches; V 5 < 0.3 volt . Record the value of Vy
at which the transistion occurs.
4. Return Vy to +1.5 volts.
5. Lower VX until the flip-flop returns to first state; V 7 < 0.3 v.
Record the value of VX at which the transition occurs.
CIRCUIT TYPE : A-3
TEST NUMBER: 4
TEST PROCEDURE CONTINUED:
6. Return VX to 1.5 volts.
7. Connect 640 ohms resistors from Pins (5) and (7) to ground.
8. Repeat steps 2, 3, 4, and 5.
APPROXImaTE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
Vx
Vy
0.5 volt
0.5 volt
0 - 1.5 volt
0 - 1.5 volt
COMMENTS: The actual threshold voltage (as distinguished from that caused by
noise) is indicated by a slight decrease in V 5 - V 7 (as appropriate) just before
switching. This voltage change is hardly noticeable when taking Vy. A false
threshold (caused by noise superimposed on a voltage slightly higher than actual
threshold) is indicated if the device can be reset by grounding Pin I or applying
+1.5 v to Pin 6 as appropriate. Care must be taken to decrease the voltage in
increments of about .005 v to avoid triggering by power supply regulator fluctuations.
Static measurements jig used with BNC panel jack connected to Pin 2 and pulse gen.
terminated with Tektronix 93 _ termination.
CIRCUITTYPE: A-3
TESTNUM_BER: 5
TESTTITLE: Clocked Set-Reset Input Driving Current
TESTCONDITIONS:
I. Connect +3 v to Pin (8), ground to Pin (4)
2. Connect +1.5 v to Pin (5).
3. Connect variable supply, digital voltmeter, and millian_neter to Pin (I),
as shown
4. Pins (2) and (6) remain open throughout test.
SCHEMATIC:
i>±
(i) (8)
(2) (7)
(3) (6)
__(4) (5)
O +3 v
O+1.5 v
TEST PROCEDURE :
I. Adjust VX - 0.844 volt . Record IX as II.
2. Disconnect +1.5 v from Pin (5) and connect to Pin (7).
3. Disconnect variable supply, digital voltmeter, and milliammeter from
Pin (I) and connect to Pin (3).
4. Adjust VX = 0.844 volt . Record IX as 12 .
TESTPROCEDURECONTINUED:
CIRCUITTYPE: A-3
TESTNUMBER: 5
APPROXIMATERF_DINGSANDLIMITS EXPECTED
PARAMETERS READINGS LIMITS DURINGTEST
I I
12
0.Sma
0.5 ma
0- ima
0- ima
COMMENTS:
CIRCUITTYPE: A-3
TESTNUMBER: 6
TESTTITLE: Clocked Set-Reset and Clock Input Leakage Current
TESTCONDITIONS:
i. Connect Variable supply (Vcc) to Pin (8)
2. Connect microammeter from Pin (I) to ground.
3. In all cases, adjust VCCto +3 volts plus microammetervoltage.
SCHEMATIC:
(i) (s)
(2) (7)
(3) (6)
(4) (5)
VCC
TEST PROCEDURE:
I. Record current through microammeter as II.
2. Disconnect microammeter from Pin (i); connect it to Pin (3).
3. Disconnect +1.5 v from Pin (7); connect it to Pin (5).
4. Record current through microammeter as 13 .
5. Remove +1.5 volt from Pin (7).
6. Disconnect microammeter from Pin (3); connect it to Pin (2).
7. Record current through microammeter as 12 •
CIRCUIT TYPE : A-3
TEST NUMBER : 6
TEST PROCEDURE CONTINUED:
APPROXImaTE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
I1
13
12
0.5_a
0.5_a
0.5_a
0 - 50_a
0 - 50_a
0 - 50/_ca
CO.ME NTS :
Current reading electrometer used as mlcroammeter.
CIRCUIT TYPE: A-3
TEST NUMBER: 7
TEST TITLE: Mirrimum Pulse Width and Height (Clock Pulse)
TEST CONDITIONS:
I. Connect +3 volts to Pin (8) and ground to Pins (I), (3), and (4).
2. Connect pulse generator to Pin (2).
3. Connect oscilloscope to Pins (2) and (5).
SCHEMATIC:
P.G.
Oscilloscope
'
----_+3 v
.._scilloscope
TEST PROCEDURE:
i. Adjust amplitude of pulse into Pin (2) to 1.0 volts.
2. Starting with a pulse width of 50 ns, reduce pulse width until circuit
ceases to act bistably. Record this pulse width at tw.
3. Set pulse width to 50 ns. Reduce pulse amplitude until circuit ceases
to act bistably. Record this pulse amplitude VA.
CIRCUITTYPE: A-3
TESTNUMBER: 7
TESTPROCEDURECONTINUED:
._i I_XLGITEREADINGSANDLIMITS EXPECTED
PARAMETERS READINGS LIMITS DURINGTEST
t
w
VA
15 ns
0.7 volt
0 = 60 ns
0 - 0.9 volt
CO_IE NTS :
CIRCUIT TYPE : A-3
TEST NUMBER: 8
TEST TITLE: Output One Voltage For _ and
TEST CONDITIONS:
I. Connect +3 volt to Pin (8) and ground to Pin (4).
2. Pins (i), (2), and (3) are open throughout test.
SCHEMATIC:
TEST PROCEDURE:
±
(1) (8)
(2) (7)
(3) (6)
(4) (5)
-----_+ 3 V
A
I. Momentarily connect +1.5 volt to Pin (6), then disconnect.
2. Record voltage at Pin (5) as V5.
3. Momentarily connect +1.5 volt to Pin (7), then disconnect.
4. Record voltage at Pin (7) as V 7.
-£
CIRCUIT TYPE:
TEST NUMBER : 8
TEST PROCEDURE CONTINUED:
APPi_OXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
V5
V 7
COMMENTS :
1.5 volts
1.5 volts
0 - 3 volts
0 - 3 volts
CIRCUITTYPE: A-3
TESTNUMBER: 9
TESTTITLE: Clock Input Driving Current
TESTCONDITIONS:
i. Connect +3 volt to Pin (8) and ground to Pin (4).
2. Connect +1.5 v to Pins (I) and (3).
3. Connect variable supply, milliammeter, and digital voltmeter to Pin (2) as shown.
4. Pins (5), (6), and (7) are open.
SCHEMATIC:
/
'rEST PROCEDURE:
+1.5 V
(
(i)
(2)
(3)
(4)
(8) --------0 +3 v
(7)
(6)
(S)
I. Adjust VX to 0.844 volt
2. Record IX .
CIRCUIT TYPE : A-3
TEST NUMBER : 9
TEST PROCEDURE CONTINUED:
APPROXI_IATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
IX 0.9 ma 0- 2ma
CIRCUITTYPE: A-3
TESTNUMBER:I0
TESTTITLE: Driving Current Loaded to Ground for Q and
TESTCONDITIONS:
i. Connect variable resisto_millammeter and digital voltmeter from Pin (5) as
shown; initial resistance i0 K.
2. Connect +3 v to Pin (8) and ground to Pin (4).
3. Pins (i), (2), (3), and (6) are open throughout test.
SCHEMATIC:
TESTPROCEDURE:
I.
(I) (A)
(2) (7)
(3) (6)
(4) (5)
tO+3 v
57
Momentarily ground Pin (7), then disconnect. The voltage at Pin (5) should
be at high level.
2. Lower RA until VA = 0.90 volt
3. Record I as 15 .
4. Disconnect millian_neter, variable resistor, and digital voltmeter from Pin (5).
5. Return resistance value to I0 K.
6. Connect milliammeter, variable resistor, and digital voltmeter to Pin (7).
7. Momentarily ground Pin (5), then disconnect. The voltage at Pin (7)
should be at high level.
8. Lower RA until VA - 0.90 volt .
9. Record I as 17.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE : A-3
TEST NUMBER : i0 I
I
APP[<OXI_D\TE READINGS AND LIMITS EXPECTED
I PARA_ETERS
15
17
READINGS LIMITS DURING TEST
0 ° 3 ma
0 - 3ma
COMMENTS :
CIRCUITTYPE: A-3
TESTNUMBER: II
TESTTITLE: Driving Current Loaded to Positive Supply for Q and
TESTCONDITIONS:
i. Connect +3 volts to Pin (8) and ground to Pin (4).
2. Connect milliammeter, variable resistor, and digital voltmeter to Pin (5)
as shown. Initial resistor value = i0 K.
3. Pins (i), (2), and (3) are open throughout test.
SCHEMATIC:
TESTPROCEDURE:
I.
2.
B.
4.
(I) (8)
(2) (7)
(3) (6)
(4) (5)
+3.0 v
I
aA
.
6.
7o
8.
Momentarily ground Pin (5), then remove. The Voltage at Pin (5) should
be at low value.
Lower RA until VA = 0.3 volt .
Record value of IA at this point as 15 .
Return RA to i0 K.
Remove milliammeter, variable resistor, and voltmeter from Pin (5) and connect
them to Pin (7),
Momentarily connect +1.5 volts to Pin (6), then remove. The voltage at
Pin (7) should be at low value.
Lower RA until VA = 0.3 volt .
Record value of IA at this point as 17 .
CIRCUIT TYPE : A-3
TEST NUMBER: Ii
I
TEST PROCEDURE CON_flNUED:
A_'_'ROXIMATE READINGS AND LIMITS EXPECTED
! PARAMETERS READINGS LIMITS DURING TEST
15
17
0 - 30 ma
0 - 30 ma
COW,tENTS :
Do not exceed 30 ma IA during test.
CIRCUITTYPE: A-3
TESTNUMBER: 12
TESTTITLE: Time Parameters for _ and
TESTCONDITIONS:
I. Connect +3 volts to Pin (R) and ground to Pins (I), (3), and (4).
2. Connect standard clock pulse to Pin (2).
3. Connect oscilloscope to Pins (2) and (5).
4. Pin (6) is open throughout test.
SCHEMATIC:
e.G.
I
I
oscilloscope
(1)
(2)
(3)
, <4)
(8)
(7)
(6)
tr''_
-----0+3 v
-----211 ....
w
."r"
TEST PROCEDURE:
I. Record rise and fall times for clock input.
2. Record rise, delay, storage, and fall times for pulse output at Pin (5)
as rr5' rdS' _s5' and Tf5" ....
3. Remove oscilloscope from Pin (5) and connect to Pin (7).
4. Record rise, delay, storage, and fall times for pulse output at Pin (7) as
_r7' TdT' rs7' and rfT"
_k
CIRCUIT TYPE: A-3
TEST NUMBER: 12
TEST PROCEDURE C0h_INUED: Time Parameters Defined
• °
I
J
l_
i
l
I
APPROXD_TE READINGS AND LIMITS EXPECTED
PARAMETERS READ ING S
_rS' rr7 i0 ns
_dS' _d7 15 ns
.e
_sS' 's7 35 ns
-'f_%' _f7 20 ns
/
C O,_MENTS :. ,,"
LIMITS DURING TEST
0 - i00 ns all
CIRCUITTYPE: A-3
TEST NUMBER:_
TEST TITLE: VSAT
TEST CONDITIONS:
i. Connect +3 volts to Pin (8) and ground to Pin (4).
2. Connect +1.5 volts to Pin (6).
3. Co;_nect digital voltmeter to Pin (7).
4. Pins (i), (2), (3), and (5) are open.
SCHEMATIC:
(1) (8)
(2) (7)
(3) (6)
(4) (5)
L
+3 v
TEST PROCEDURE:
i. Record value of VA as VSA T.
TEST NUMBER: 13
I
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
COMMENTS :
VSAT 0.2 volt 0 - 0.3 volt
CIRCUIT TYPE: A-3
TEST NUMBER: 14
TEST TITLE: Preset Time Parameters
L i
TEST CONDITIONS :
I. Connect +3 volts to Pin (8) and ground to Pins (3) and (4).
2. Connect +1.5 volts to Pin (I).
3. Connect Pin (2) to positive pulse output of PMM module No. i of pulse generator.
4. Connect Pin (6) to positive pulse output of PMMmodule No. 2 of pulse generator.
SCHEMATIC:
P.G.
+1.5 v
,,|i
Cl) (s)
(2) (7)
(3) (6)
(4) (5)
-------0+3 v
, h
- sync probe
oscilloscope
TEST PROCEDURE:
I. Adjust the clock generator for the pulse generator to approximately i mc
repetition rate.
2. Adjust the timing and amplitude of P1 and P2 as shown below.
-"s 60 ns _--
, i ,lOOns i
P2 "
time
TEST NUMBER: 14
TEST PROCEDURE CONTINUED:
3. Connect oscilloscope to Pin (6) and (7).
4. Determine delay and rise time of descending voltage waveform at Pin (7)
referenced to leading edge of positive pulse at Pin (6).
Record as _d7 and _r7"
5. Disconnect oscilloscope from Pin (7) and connect to Pin (5).
V
6. Determine delay and rise time of _scending voltage waveform at Pin (5)
referenced to leading edge of positive pulse at Pin (6).
Record as _d5 and _r5"
7. Record rise and fall time of P2 waveform.
i
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
i
_d5 25 ns
_d7 i0 ns
_r5 i0 ns
_r7 10 ns
COMMENTS :
LIMITS DURING TEST
0 - 50 ns all
CIRCUIT TYPE :_ A-3
TEST NUMBER: ]_ _
TEST TITLE: Resistance Measurements
TEST CONDITIONS:
I. Connect resistance bridge between Pins (5) and (8); Pin (8) should be negative
with respect to Pin (5).
2. Connect digital voltmeter across bridge.
SCHEMATIC:
(1) (8)
(2) (7)
(3) (6)
(4) (5)
R Bridge
!
TEST PROCEDURE:
i. Record resistance as R58; Voltage as V58.
2. Disconnect R bridge lead from Pin (5) and connect to Pin (7).
3. Record resistance as R78; Voltage as V78.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-3
TEST NUMBER : 15 t
4
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
J
!
I
I
R58, R78
V58, V78
COMMENTS :
250 _,
0.5 V
0 - 640 4_
0 - 1 volt
In post-radiation characterization, check to be sure V58 and V78 are same as
initial characterization.
CIRCUIT TYPE: A-3
TEST NUHBER:_._.._
TEST TITLE: Forward Voltage of Isolation Junction
TEST CONDITIONS:
I. Ground Pin (4).
2. Connect digital voltmeter, 2 K resistor, milliammeter, and variable supply
to Pin (5) as shown.
3. Pins (i), (2), (3), (6), (7), and (8) are open.
SCHEMATIC:
(i)
(2)
(3)
Z (4)i
TEST PROCEDURE:
(8)
(7)
(6)
2K
(5)
VA
i. Adjust VA until IF = 0.5 ma. Record V F.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-3
TEST NUMBER: 16
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VF 0.5 v O- iv
COMMENTS :
CIRCUIT TYPE: A-3
TEST NUMBER: 17
TEST TITLE: Isolation Diode Lifetime
TEST CONDITIONS :
I. Use special lifetime measurement jig.
2. All pins open except pins (4) and (5).
3. Connect standard open-circuit voltage decay equipment to Pins (4) and (5).
Pin (4) is anode.
SCHEMATIC:
TEST PROCEDURE:
(1) (_)
(2) (7)
(3) (6)
(4) (5)
i ! _ Digitaloscilloscope x-y Voltmeter
m
=%-
I. Adjust pulse-generator for _= 0.5 ma.
2. Record output waveform on x-y recorder.
3. Using digital voltmeter determine At for linear portion of decay.
Av
TESTPROCEDURECONTINUED:
CIRCUITTYPE: A-3
i
TEST NUMBER: 17
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
CO_'_E N'I'S :
The output decay voltage should show a clean linear decay which degrades into
an exponential decay.
TESTPLANfor A-4
TEST CONDITIONS
I. V 8 = 4.0 volts
2. V4 = ground
3. Temperature - 25 C
TEST PARAMETERS
I. Direct Set-Reset Input Threshold
2. Direct Set-Reset Input Driving Current
Clocked Set-Reset Input Driving Current
3. Clocked Set-Reset Input Threshold
4. Output One Voltage for Q and
Driving Current Loaded to Ground for Q and Q
5. Driving Current Loaded to + Supply for Q and Q
6. Direct Set-Reset Input Leakage Current
Clocked Set-Reset Input Leakage Current
7. Minimum Pulse Width and Height (Clock Pulse)
Rise, Fall, Storage, and Delay Times for Q and Q
CHARACTERIZATION PLAN (FLIP-FLOPS)
CIRCUIT TYPE A-4
BASIC CONDITIONS
V 8 = 4.0 volts
V4 = ground
Temperature - 25 C
!
PARA_TER
>_
z z
c.D
DIRECT SET-
RESET INPUT
THRESHOLD
DIRECT SET-
RESET INPUT
DRIVING CURRENT
DIRECT SET-
RESET INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
.RESET INPUT
DRIVING CURRENT
APP
TEST
i
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
MINIMUM PULSE
WIDTH AND
HEIGHT (CLOCK
PULSE)
6
NOTES
STANDARD CLOCK PULSE: WIDTH , 500 n s ;
REP. RATE, i MC ; AMPLITUDE, 1.0 volt
i
CONDITIONS
No load.
checked.
Turn on levels for four transistors
&
Current requirements for 0.865 volt input measured.
Leakage ourrents for -0.R65 volt applied
consecutively to pins (i), (2), (3), (5), (6) and (7
Current with 0.4 volt applied to pin (8) measured.
Checked for level l_mits for both Q and
Current requirement for 0.865 volt input measured.
Two transistors are driven.
See direc,t leakage currents above.
See notes above.
Q.
CIRCUIT TYPE A-4 °
ii
ZO
i
(3
¸z i
i ii i
E _
PARAMETERS
OUTPUT ONE
VOLTAGE FOR
QANDQ
DRIVING CURRENT
LOADED TO GROUND
FOR
Q ANO_
DRIVING CURRENT
LOADED TO + SUPPLY
FOR
Q AND
RISE, FALL,
STORAGE, AND
DELAY TIMES
FOR
QANDQ
APP
TEST I
4
4
CO ND IT IO NS
Q and Q one voltages measured for clock input.
Measured for both clock input and direct input
5 Measured for clock input
i
!
i No load.
i
Connected as counter.
i
!
i I
I
i , ,
J
CIRCUIT TYPE: A-4
TEST NUMBER: 1
TEST TITLE: Direct Set-Reset Input Threshold
TEST CONDITIONS :
i. Apply 44+ volts to pin (8) and ground to pins (4) and (2).
2. Connect +2 volts to pins (i) and (7).
3. Connect a positive voltage supply to pin (3) and a voltmeter (VA)
to pin (5); pin (6) is open.
+2 +4v
(
SCHEMATIC:
Blank
(O
(2)
(3)
(4)
(s)
(7)
(6)
Blank,
TEST PROCEDURE:
I. Starting at V x = 0 volts, increase V x until V A decreases to +0.3 volts.
Record V x at this point as Von e (3)"
2. Move voltmeter connection from pin (5) to pin (6). Interchange pin (3) and
pin (7) connections, connecting variable supply to pin (7) and +2 volts to
pin (3). Repeat Step i, except record Vx value as Yon _ (7)"
CIRCUIT TYPE: A-4
TEST NUMBER: 1
TEST PROCEDURE CONTINUED:
.... _vT_^_= v=^nT_C_ AND LTMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
V
vOne (3)
one (7)
<0.775
<0.775
0-4 v
0-4 v
COMMENTS :
V A may suddenly decrease before 0.3 volt is reached.
p'dint of sudden decrease in VA.
I
If so, record V X voltage at
I •
TEST TITLE :
TEST CONDITIONS :
Driving Current Required
CIRCUIT TYPE: A-4
TEST NUMBER: 2
i. Apply +4 volts to pin (8) and ground pin (4).
2. Connect +0.45 volt to pin (i) and ground pins (2) and (3); pins (5) and (6)
are open.
3. Connect positive voltage supply to pin (7) through anneter.
SCHEMATIC:
Blank
(1)
(2)
(4)
+4 v
(7) [
(6) I
(5) I
Blankl i -
TEST PROCEDURE:
i. Starting at VX = 0, increase V X to 0.865 volt. Record IX at this point as I(7 ).
. Interchange pin (2) and pin (7) connections; connecting ammeter and power
supply to pin (2) and ground to pin (7). Repeat Step i, except record IX
value as I(2 ).
. Remove ammeter and variable power supply from pin (2). Remove ground from
pin (3). Connect ammeter and variable power supply to pin (3). Connect a
voltage of +2 volts to pin (2). Repeat Step i, except record IE value as I(3 ).
e Remove ammeter and variable power supply from pin (3). Remove +0.45 volt from
pin (i). Ground pin (3). Connect ammeter and variable power supply to pin (i).
Repeat Step 1, except record I X value as I(1 ).
CIRCUIT TYPE: A-4
TEST NUMBER: 2
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
(7)
(2)
(3)
(1)
READINGS LIMITS DURING TEST
<18o _A
<180 _A
<18o
<324
o - 500_A
0 - 500 _A
o - 500
O-ImA
COMMENTS :
C_CUIT TYPE: A-4
TEST NUMBER: 3
TEST TITLE: Clocked Set Input Threshold
TEST CONDITIONS :
I. Apply +4 volts to pin (8) and ground pin (4).
2. Apply +0.3 volt to pins (3) and (7).
3. Connect variable positive supply and voltmeter to pin (2).
4. Connect voltmeter to_n (5).
5. Connect pulse generator to pin (I) as shown; pulse width 500 ns; and
frequency of i mc; amplitude I volt.
SCHEMATIC:
6. Pin (6) open.
+0.3 v 1 Sampling
I Oscilloscope
@
[Blank
(1)
(2)
(3)
(4)
(8)
(7)
(6)
(5)
Blank
+4 v
LI
Z
TEST PROCEDURE:
i. Starting at VX = 0, increase Vx until output, pin (5), changes state.
2. Record value of VX as V(2)th 0.
3. Continue to increase VX to i volt, and then decrease it until output
again changes state.
4. Record value of VX as V(_}t _ i"
CIRCUIT TYPE: A-4
TEST NUMBER : 3
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
V(2)th 0 - i volt
COMMENTS :
CIRCUITTYPE: A-4
TESTNUMBER:4
TESTTITLE:
TESTCONDITIONS:
Driving Current Available and Output OneVoltage
i. Apply +4 volts to pin (8) and ground pin (4).
2. Apply voltages shownto pins (i), (2), (3), and (7).
3. Connect variable resistor, mr_eter, and vol_neter as shown to pin (5).
Pin (6) is open.
SC}iEMATIC :
0.775v _0 .45 v°
+2 v
(
/7
Blank (8)
(i) (7)
(2) (6) I
(3) (5)
(4) Blank
+4 v
©
I
TEST PROCEDURE:
i.
2.
.
Starting with RL = 5 K, lower RL until VA = 0.865 volt. Record IA as 145 ) one.
Remove +2 volts from pin (2). Interchange pin (3) and pin (7) connections;
connecting +2 volts to pin (3) and +0.45 volt to pin (7). Ground pin (2).
Remove load-meter connection from pin (5) and connect to pin (6). Repeat
Step i, except record IA as I(6 ).
Remove ground from pin (2) and connect pin (2) to +0.865 volt. Remove +2 volts
from pin (3) and connect pin (3) to 0.45 volt. With R L = 5 K, decrease voltage
on pin (i) to 0.45 volt. Then decrease RL until VA = 0.865 volt. Record IA
as I(6 ) clock. Disconnect R L and IA, but leave VA connected. Raise the vo£tage
CIRCUITTYPE: A-4
TESTNUMBER: 4
TESTPROCEDURECONTINUED:
.
on pin (i) to I volt and then decrease it to 0.45 volt. Record VA to Von e _.
Disconnect VA from pin (6) and reconnect load-meter combination to pin (5).
Reduce voltage on pin (2) to 0.45 volt. Raise the voltage on pin (I) to i
volt and then decrease it to 0.45 volt. Starting with RL = 5 K_ decrease
R L until VA -- 0.865 volt. Record IA as I(5 > clock" Disconnect R L and IA,
but leave VA connected. Raise t_e voitage on p£n (i) to i volt and then
decrease it to 0.45 volt. Record VA as Von e Q.
APPROXIMATE READINGS AND LIMITS EXPECTED
PAFt\MET ERS
(5)
(6)
(6) clock
(5) clock
vOne Q
one Q
READINGS
>540 _A
>540 _A
>540 _A
>540 _A
0.865 v
0.865 v
LIMITS DURING TEST
0 - lOmA
0 - lOmA
0 - 10mA
0 - lOmA
0 2v
0-2v
COMMENTS :
CIRCUIT TYPE: A-4
TEST NUMBER: 5
TEST TITLE : Drive Current Capability
TEST CONDITIONS :
i. Apply +4 volts to pin (8) and ground pin (4).
2. Connect variable positive power supplies to pins (i) and (2).
3. Connect pin (7) to 0.45 volt and pin (3) to 2 volts; Pin (5) is open.
-_4 v
SCHEMATIC:
m
m
• [Blank (8)(1)
(7)_(2)
(3) (6) _-'_'
(5)|
(4) BlankJ
+0
)
45 v
@-2 v
TEST PROCEDURE:
I.
o
Set voltage at pin (2) to 0.45 volt. Raise voltage at pin (i) to i volt and
then decrease to 0.45 volt. Starting with RL = 5 K_ reduce RL until V X
increases to 0.24 volt. Record IA at this point as I(6 ) sat"
Return RL to 5 K. Disconnect load-meter combination from pin (6) and connect
_o pin (5). Raise voltage on pin (2) to 0.775 volt. Interchange pin (3) and
pin (7) connectlons; connecting 0.45 volt to pin (3) and 2 volts to pin (7).
Raise voltage at pin (i) to i volt and then decrease it to 0.45 volt. Start-
ing with RL = 5 K, reduce R L until VX increases to 0.24 volt. Record IA at
this point as I(_) sa t .
CIRCUIT TYPE : A- 4
TEST NUMBER : 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
II li
PARAMETERS READINGS LIMITS DURING TEST
I(6) sat
I(5) sa=
i0 mA
i0 mA
0 - 20mA
0 - 20mA
COMMENTS :
CIRCUITTYPE: A-4
TEST NUMBER: 6
TEST TITLE: Leakage Currents
TEST CONDITIONS :
I. Connect ground to pin (i) through an electrometer shunt.
2. Connect variable power supply and vol=neter to pin (4) as shown.
SCHEMATIC:
B'lank
{(i)
l(z)
(8)
())
(6)
(5)
Blank
TEST PROCEDURE:
i. Set voltage at pin (4), VA, to 0.865 volt.
2. Correct VA so there is 0.865 volt from pin (4) to pin (i). Record Ix as I(i ).
3. Remove connection from pin (i) and connec= consecutively to pins (2), (3),
and (7). Record I(2), l(3_ ? and I(7 ).
4. Remove connections from pins (4) and (7). Ground pins (i), (2), (3), (4),
and (7). Apply 0.4 volt to pin (8) and measure current. Record current as I(8 ) .
CIRCUITTYPE: A-4
TESTNUMBER: 6
_ESTPROCEDURECONTINUED:
APPRC"_!ATEREADINGSANDLIMITS EXPECTED
PARAMETERS READINGS LIMITS DURINGTEST
(1)
(2)
(3)
(5)
6
_-(8)
I _A
l_A
100_A
0 - 200
o - 200 _A
0 - 200 _A
0 - 200 _A
0 - 200 _A
0 - 200 _A
0 - 500 _A
CO_E h_fS :
CIRCUITTYPE: A-4
TESTNUMBER: 7
TESTTITLE: C%_¢k_npu_ Pulse Width and Height and Transient Parameters
TESTCONDITIONS:
I. Use special high-frequency connector.
2. Apply +4 volts to pin (8) and ground pin (4).
.
4.
5.
SC}IEMATIC •
Apply 0.45 volt to pins (3) and (7).
Connect pins (2) and (5) together.
Connect pulse generator and oscilloscope to pins (i) and (6) as shown; pulse
amplitude positive 1.0 volt, pulse width 500 ns, and frequency I megacycle per second.
Sampling +4 v
Oscilloscope O
P.G. ¥ :_ -......I-
i 95 o
- =- +0.45 v
i A=I
) ITrig" !B =
Blank
(i)
(2)
(3)
, (4)
(8)
(7)
(6)
(5)
Blank
+0.45 v
o
TEST PROCEDURE:
i.
o
With pulse amplitude constant at 1.0 volt, reduce pulse width until flip-flop
action stops. Record minimum pulse width.
With pulse width constant at 500 ns, reduce pulse amplitude until flip-flop
action stops. Record minimum pulse amplitude.
3. With pulse amplitude at 1.0 volt and pulse width at 500 ns, record TS, rD, TR,
and TF for the module and TRand TF for the pulse generator.
ICIRCUIT TYPE: A-4
TEST NUMBER : 7
TEST PROCEDURE CONTINUED:
/I0%
90%
1 i
10%
l
-----_ T F _..--.-
APPROX!>IATE READ!NCS AND LIMY!;S EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
PW
pAmin
mln
Module TS,_-D,TR, and _'F
P.G. t'rR,rF
40 ns
0.7 v
40 ns
30 ns
12 ns
COMMENTS :
0 200 ns
0-iv
0 - i00 ns
CIRCUITTYPE A-5
V
CC
R 2 R 2
A
R4
5V E_ F
R I
B
C
xO
R3
H
G
Y
Typical Resistor Values
R I -- 2.0 K__
R2 = 1.75 KJI
R 3 = 5.00 K/I
R,. = 6.00 KO_
TEST CONDITIONS:
i. Temperature 25 C
2. V = 4.0 volts
CC
TESTS:
I. V
min one
2. V
max zero
3. Drive Current Requirement
4. Leakage Current
5. Drive Current Capability
-2-
TESTS(Continued)
6. Rise, Fall, Storage, and Delay Times
7. Resistances RI and R2
_. Resistances R4
9. Forward Voltage of the Input Diode
i0. Minority Carrier Lifetime of Input Diode.
CIRCUIT TYPE A-5
CHARACTERIZATIONPLAN(GATES)
CIRCUITTYPE: A-5
BASICCONDITIONS
T = 25 C
V = 4.0 volts
¢C
._ ml i i i i i i i
_0utput logic levels for this device are
considered to be the following
. ZERO = 0.5 volt•
MV_INONE = 2.7 volts
i _ PARAMETER
i !:
P_
o%._
>!
_ i¸
CD_I
]
1 ;
i i
' i
k ¢J_
V
min one
V
max zero
Drive
Current
Requiremen¢
Leakage
Current
Drive
Current
Capabili=y
Leakage
Current
Rise, Fall,
Storage, and
Delay Times
Jl | , I
_APP._
4
m_
5
CONDITIONS
Load outputs to 4.0 volts with 3.7SKy'and 500-0-
ii
Load output to 4.0 volts with 3.75 KJLand 500 SZ
Connect a milliameter between pin B(1) and ground, i
Record the current.
Connect alternately pin A, B, C, D, J, I, H, and
G. Ground pins X and Y.
VDIOD E = +8 volts
IAII inputs at 3.0 volts. Vary R L from 3.75 K Sv_
_downward until V^. = 0.5 volt. Record current
i
through R L for b_ pins g and F.
i
I DOES NOT APPLY
Use RL ='3.75; Use inputs I and C Standard
pulse: 500 ns pulse width; i mc rep rate;
,iiii i i |, , , i i i i
¢
L¸E
PARAMETER
Resis'tances
R I and R 2
Resistances
R4
i
I!Forward Voltage of
the Input Diode
:!
i2', .
_1 Minority Carrier
Lifetime of Input
Diode
!
O
Z _
CIRCUIT TYPE: A-5
CONDITIONS
Connect resistance bridge between pins Vcc and
7 X (Y)
i
Connect resistance bridge between pins Vc¢ and
8 E (Y)
Read the forward voltage at 0.6 ma.
9
i
Use standard open-circuit decay technique. Connect
' between pins B and X, and D, I and Y. X and Y are
i0 positive _ = 0.6 ma.
l
¸
REVISIONS :
m
i
.DATE 12/18/64
\
CIRCUIT TYPE : A-5
TEST NqTMBER : I
TEST TITLE: Input _ilN 0_
TEST CONDITIONS:
I. Connect 4.0 volts to pin Vcc and ground to gnd pin.
2. Connect a digital voltmeter to and a variable power supply to pin B.
3. Connect a Simpson meter and Load resistor to pin E. Ground Simpson meter.
The Load resistor is connected to 4.0 volts.
SCHEMATIC:
L
_B A
!x
E Gd
i ...-L..--
_.0 volts
l
Vcc J I
TEST PROCEDURE:
i.
.
3.
Set Variable Voltage Supply, VA, to 3.5 volts. VL should be low. Set EL to
3.75 K.
Decrease VA until V L is 0.5 volts. Record VA as'V B one'at 3.75 K ohms.
R_peat steps # I and # 2 using RL = 500_o Record VA____B one at 500JL .
4. _a_ove connection from pin B and connect pin I.
5. Remove connection from Pin E and connect pin F.
6. Repeat Steps # i through # 4. Record V I one at 3.75 K and 500 ju.
rEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-5
TEST NUMBER: 1
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VMI N ONE
_2.7 volts 0 - 4.0 volts
COMMENTS :
CIRCUIT TYPE: A-5
TEST NUMBER: 2
TEST TITLE: Input V_Ay ZERO
TEST CONDITIONS:
i. Connect 4.0 volts to Vcc and ground to Gnd.
2. Connect a decade resistance between 4.0 volts and pin E.
3. Connect a Simpson meter from pin E to ground.
4. Connect a variable voltage supply and digital voltmeter to pin B.
SCHEMATIC:
A
Gnd
4.0 volts
Vcc J
I
Y
H
G
TEST PROCEDURE:
i. Set _ = 3.75 K_ and VA to 3.8 volts.
2. Decrease VA until VL = 2.70 volts. Record VA.__B ZERO at 3.75 K_.
3. Repeat Steps # I and # 2 setting _ = 500 ohms. Record VA as VB ZERO
at 500._.
4. Remove connections from pin B and connect to pin I.
5. Remove connections from pin E and connect to pin F.
6. Repeat Steps # I through # 3. Recordin_ V I ZERO at both 3.75 and 500 ohms.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-5
I
., TEST NUMBER"
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VMA X ZERO 0.5 volts 0 - 1.5 volts
CO_ENTS :
CIRCUIT TYPE: A-5
ii
TEST NUMBER :
TEST TITLE: Driving Current Requirement
TEST CONDITIONS:
1. Connect 4.0 volts to Vcc and ground to Gad.
2. Ground pin B through a mi11iammeter.
3. Connect a voltmeter between ground and pin E.
SCHEMATIC:
TEST PROCEDURE:
• ]4.0 volts
B A Vcc J
Gnd F G2_
_I_ -
1. Hake sure VL is high. Record XD as XDB.
2. Remove connection from pln B and connect to pin X.
3. Remove connection from pin E and connect to pin F,
4. Hake sure VL is high. ,Record _q..__IDl.
°,
CIRCUIT TYPE: A-5
TEST NUMBER: 3 "
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
IDB and ID. r
READINGS
0.Sma
COI_4ENTS:
LIMITS DURING TEST
i i• ,,, ,,,
O- 1.04
CIRCUIT TYPE: A-5
l i
TEST NUMBER: 4
TEST TITLE: Input Leakage Current
TEST CONDITIONS:
I. Apply +5 volts to pin B.
2. Ground pin X through a mlcroa_meter.
SCHEMATIC:
XC
ivGnd
Vcc
F
i
J
I
Y
H
G
TEST PROCEDURE:
i.
2.
3.
4.
Record _a___ILB.
Remove connection from pin B and connect respectively to pins A, C,
Remove connection from pin X and connect to pin Y.
Perform Step # 1 for pins Jp I, H, and G;
and D.
CIRCUITTYPE: A-5
TEST NUMBER: 4
iii
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
l
0.SAs 0 - 100 /_a
COMMENTS:
CIRCUIT TYPE : Ao5
TEST NUMBER : 5
TEST TITLE: Output Drivin_ Current Capability
TEST CONDITIONS:
i. Apply 4.0 volts to pin Vcc and ground to Gnd,
2. Connect 3.0 volts to pins A, B, C, D, J, I, H, and G.
3. Connect a Load resistor between pin E and + 4.0 volts. Set.
SCHEMATIC:
i
4.0 voltsI ,
A Vcc J --
I
Y
H--
F G--
1. Set VA _3.0 volts, set RL = 536 ohm.
2. RecordV_-_-_S andrecord I__%_.
3. Remove connection from pin E and connect to pin F.
4. Repeat Steps # i and # 2. Record _ and VDF.
CIRCU:T TYPE: ,A.5
TEST NUMBER: 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
BE and _F
VDE and VDF
COMMENTS :
READINGS
1.0 ma
0.5 volt
LIMITS DURING TEST
Do not apply +3.0 to the faulty inputs.
The circuit will draw excessive current if output is set to 0.5 by
adjusting load resistance.
CIRCUIT TYPE: A-5
TEST NUMBER: 6
TEST TITLE: Transient Output Parameters
TEST CONDITIONS:
i. Connect 4.0 volts to pin Vcc and ground to Gnd.
2. Connect load resistor of 3.75 KJLfrom4.0 volts to pin E.
3. Connect the oscilloscope to pin E and pin B.
4. Connect pulse generator to pin B.
SCHEMATIC :
Oscilloscope
,I
B
X I
C Y
D H
E Gnd F G
_2
TEST PROCEDURE:
i. Set pulse generator to i megacycle, 500 ns pulse width, and 2.5 volts
pulse height.
2. Record _, _>____. "_ for the output and _R' _.for the input pulse.
3. Remove connection from pln B and connect to pin I.
4. Remove connections from pin E and connect to pin F.
5. Recordr___>__q._ fortheoutputandq. _ _ortheinputpulse
CIRCUIT TYPE: A-5
TEST NUMBER: 6
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
output
ZD
ZR
_F
COMMENTS :
ns
ns
I%s
1%8
I1S
t%S
I%S
ns
CIRCUIT TYPE: A-5
TEST NUMBER:
TEST TITLE: Resistance R I and R 2
TEST CONDITIONS:
I. Connect the resistance bridge to pins Vcc and X.
SCHEMATIC:
[Resistanc_ '[
Bridge : I
iB A
X
C
D
E Gnd
J
I
Y
H
G
TEST PROCEDURE:
i. Record Resistance as Rx-
2. Remove connection from pin X to pin Y.
3. Record Resistance as P_..
X
CIRCUIT TYPE : A-5
TEST NUMBER: 7
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
RX and Ky 3.75 K_
LIMITS DURING TEST
0 - 5K
COMMENTS :
CIRCUITTYPE: A-5
TESTNUMBER:_
TESTTITLE: Resistance R6
TESTCONDITIONS:
I. Connect Resistance bridge between pins Vcc and E.
SCHEMATIC :
Resistance_
Bridge =_
B A Vcc J
X I
C Y
D H
E Gud F G
TEST PROCEDURE:
i. Record Resistance R4 as R4E.
2. Remove connection from pin E and connect o pin F.
3. Record Resistance R4 as R4F.
CIRCUITTYPE: A-5
TESTNUMBER: 8
TESTPROCEDURECONTINUED:
APPROXIMATEREADINGSANDLIMITS EXPECTED
II READINGSPARAMETERS _
R4Eand R4F 6_00KJb
LIMITS DURINGTEST
0 - I0 KJ_
COMMENTS:
I
CIRCUIT TYPE: A-5
TEST NUMBER :
TEST TITLE: The Forward Voltage of an Input Diode
TEST CONDITIONS :
I. Connect a variable voltage supply and milliammeter and voltmeter between
pins B and X as shown.
SCHEMATIC:
B A Vcc J
X I
C Y
D H
E _nd F
TEST PROCEDURE:
I. Start at a low voltage and increase it until I reads 0.6 ma.
voltage as VFB.
2. Remove connection from pin B and connect to pin I.
3. Remove connection from pin X and connect to pin Y.
4. Repeat Step # i recording the voltage as VFI.
Record the
CIRCUIT TYPE: A-5
TEST NUMBER: 9
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VFB and VFI 1.0 volt
0 - 4 volts
COMMENTS :
CIRCUIT TYPE: A-5
TEST NUMBER: I0
TEST TITLE: Minority Carrier Lifetime of Input Diode
TEST CONDITIONS:
i. Pins B and X are connected to special test jig.
2. Connect pulse generator, oscilloscope, and X-Y recorder onto the test jig.
I Oscilloscope -_-->X "
SCHEMATIC: 1 T _--_'_ Recorder
B A Vcc
X
I .o- 'I
_E Grid F
m
m
J
I
Y
H
G
TEST PROCEDURE:
I. Pin X is the anode.
2. Adjust the pulse generator so that the pulse amplitude gives _ = 0.2 ma,
the pulse width is 200 nsec, and the repitition rate is i mc.
3. Record the waveform on oscilloscope.
4. Calculate Lifetime.
5. Remove connection from pin X and connect to pin Y.
6. Remove connection from pin B and connect to pin I.
.... * # 2 through # 4.7 .... _ Steps
CIRCUIT TYPE: A-5
TEST NUMBER: 10
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED _
PARAMETERS READINGS LIMITS DURING TEST
3 rts 0 - I0 ns
COMMENTS :
TEST PLAN A-6
VCC
CD
S1
S2
_GND
_CP
TEST CONDITIONS:
1. Temperature 25 C
2. VCC = 4.0 volts
TESTS:
I. Direct set-reset input threshold and direct set-reset input driving current.
2. Direct set-reset input leakage current.
3. Clocked set-reset input threshold.
4. Clocked set-reset input driving current.
5. Output one voltage for Q and Q.
6. Driving current loaded to ground for Q and Q. Driving current loaded
IUA" _._o _ _uppiy Q a_id
7. Clocked set-reset input leakage current.
8. Resistance measurement.
9. Minimum pulse width and height (clock pulse) and rise, fall, storage,
and delay times for Qand Q.
lO. Minority carrier lifetime of input diodes.
<Z Z
O _-_
CHARACTERIZATION PLAN (FLIP-FLOPS)
CIRCUIT TYPE A-6.
i
BASIC CONDITIONS
T = 25 C
Vcc = 4.0 volts
PARAMETER
DIRECT SET-
RESET INPUT
THRESHOLD
DIRECT SET-
RESET INPUT
DRIVING CURRENT
DIRECT SET-
RESET INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
APP
TEST
I
.2
.
4
NOTES
,m
STANDARD CLOCK PULSE: WIDTH, 500 ns ;
REP. RATE, I MC ; AMPLITUDE, 2.7 volts
V = 2.7 volts
one min
V = 0.5 volt
zero max
CONDITIONS
Input voltage raised until output voltage decreases
to 0.5 volt. (CP) high. RL = 3.75 K and R L = 600 _.
.Current out of input measured through ammeter to
ground. (CP) high.
Measure at 5 volts between pins (Cn) and (VC );
positive on (Cn). Also between (SD and (Vcc_;
positive on (S_). (CP) high.
2.7 volts on pins (CI) and (C2); 0.5 volt on pins
(Sl) and (S2). Pins (SD) and (CD) oPen. Clock
voltage recorded when output drops below 0.5 volt .
Check for both outputs.
Current o_£ of input measured through ammeter to
ground.
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
MINIMUM PULSE'
WIDTH AND
HEIGHT (CLOCK
PULSE)
Measured between (Sl) and (V_o); plus 5 volts on (SIZ
Measured between ($2) and (Vcc).
Measured between (CI) and (V_).
Measuredbetween and plus2 voltson (cP
Connected as counter. Frequency of input is i
megacycle per second.
CIRCUITTYPE A-6
¢J
<
[-,
cn,
>.
<
z
O
Z
I PARAMETERS
Z
OUTPUT ONE
VOLTAGE FOR •
QA_OQ
DRIVING CURRENT
LOADED TO GROUND
FOR
QA_D_
DRIVING CURRENT
LOADED TO + SUPPLY
FOR
Q AND Q
RISE, FALL,
STORAGE, AND"
DELAY TIMES
FOR
QANDQ
5
6
6
9
COND IT IONS
2.7 volts on (SI) and (S2). 0.5 volt on (CI) and
(C2), and reverse. Check Q and Q voltages with
clock pulse decrease to 0.5 volt.
Load adjusted for output of 2.7 volts and
current measured.
Load adjusted for output of 0.5 volt to
ground. _ Current measured.
Standard pulse. 500 ns wide, 2.7 volt amplitude
and frequency of i megacycle per second.
Res is tance
Measurement
<
z
G
Z,
0
Z
Minority Carrier
Lifetime of Input
Diodes
/
/
/
8
i0
I
Two resistances checked; (Q) and V_) and (Q) to
(Vcc); positive on (Q) and (Q), re_ectively.
Standard open-circuit decay technique.
If = 0.6mA. Four diodes checked.
ENGINEER: _ _ _,..-,,.-./;.-_ DATE: _ k" d ",-"
I
A-6
CIRCUIT TYPE :
TEST NUMBER: I
TEST TITLE: Direct Input Characteristics
TEST CONDITIONS :
I. Apply +4 volts to pin (Vcc) and ground pins (G) and (CD).
2. Connect adjustable power supply and digital voltmeter to pin (SD).
3. Connect voltmeter and 5 K variable resistor (R_) to pin (Q). RL
is connected to +4 volts. Pins (SI), ($2), (C_), and (C2) are open.
SCHEMATIC:
R L
+2.7 v
+4 V
--I CP
--SI
- ?
i
Vcc
G
CI--
C2--
SD
<>
TEST PROCEDURE:
l. With RL at 3.75 K, increase V. until V. decreases to 2.7 volts. Record
VA value as VOS D at 3.75 K. AContinue A to increase VA until VX decreases
to 0.5 volt. Record VA value as V I SD at 3.75 K.
.
3.
Repeat Step i with RL at 600 _. Record indicated values.
Remove ground from pin (CD). Remove connection from pin (SD) and connect
to pin (CD). Ground (SD). Remove connection from pin (Q) and connect to
pin (Q).
.
With R_a at 600 _, increase V until V decreases to 2.7 volts. Record V A
value s Voc _ at 600 f_. ConAinue to Xncrease VA until V X decreases =o
_.5 v0it. _ecord VA value as VlC D at 600 _.
CIRCUITTYPE: A-6
ii
TEST NUMBER:
TEST PROCEDURE CONTINUED:
5. Repeat Step 4 with RL at 3.75 K. Record indicated values.
6. Remove R L from circuit. Replace variable supply with ammeter to
ground. Check to see that V X > 2.7 volts. Record current out of input as
IC__ D.
. Remove ammeter connection from pin (CD). Remove ground from pin (SD) and
connect to pin (CD). Connect ammeter to pin (SD). Remove V X from pin (Q)
and connect it to pin (Q). Repeat Step 6, except record current as ISD.
APPROXIMATE READINGS AND LIMITS EXPECTED
PAR;uMETERS _ READINCS _ LIMITS DURING TEST
OSD3
ISD3
OSD6
IOSD6
O.Iv
>2.7 v
0.2v
>2.7 v
0-Iv
0 -Sv
0-iv
0 -Sv
COMMENTS :
CIRCUIT TYPE: A-6
TEST NUMBER: 1
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VOCD6
.V.ICD6
_v_0CD3
_ VlCD3
ACD ana ISD
0.1V
>2.7 v
0.2 v
>2.7 v
lmA
0-Iv
0-5V
0-1V
0-5v
0-5mA
COMMENTS :
CIRCUITTYPE: A-6
TESTNUMBER:
TEST TITLE: Direct Set-Reset Input Leakage Current
' • II i • |a
TEST CONDITIONS:
I. Connect +2.7 volts to pin (CP).
2. Connect + variable power supply to pin (CD).
3. Connect a_neter to pin (Vcc).
I
i +2.7 v
SCHEMATIC:
i _ v_o _.)
-- SI CI-
i -- $2 C2 -- -------
CD SD -- ----I
i
I
I TEST PROCEDURE:
i I. Set VX at 5 volts and record IL as ILC D.
2. Remove Vy connection from pin (CD) and connect to pln (SD).
Repeat SEep 1, except record as ILS D.
I
i
2
wl
CIRCUIT TYPE: A-6
i
TEST NUMBER: __2,----
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ILCD
ILSD
COMMENTS :
i0 _A
I0 uA
J
0 - i00 _A
0 - I00 _A
CIRCUIT TWE: A-6
TEST NUMBER:
TEST TITLE: Clocked Set-Reset Input Threshold
TEST CONDITIONS:
i. Apply +4 volts to'pin (Vcc) and ground pin (G).
2. Apply +0.5 volt to pins (CI) and (C2).
.
Connect pulse generator to pin (CP) with standard clock pulse.
Connect variable power supply to pins (Sl) and (S2).
Connect voltmeter to pin (Q).
111Ic;
i
_i_
i
TEST PROCEDURE:
G
J_
+4v
VCC
+0.5v
CI
C2
lo
.
Check to see that (Q) is low _ 0.5 v). If not, momentarily switch open and
close pins (CI) and (C2) line. This should result in a change of state of the
output. Starting with VA at zero, increase VA until pin (Q) switches to high
state. Reset by momentarily opening and closing pins (CI-C2) switch to see if
output changes state. If it does, further increase VA; if it does not (Q) stays high
record VA value as VSI 2.
Interchange pin (Ci-C2) and (SI-$2) connections. Repeat step i except (Q) should
start high and switch to low; reset with switch in pin (SI-$2) llne; and
record value of VA as VCI 2.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: A-6
,ll
TEST NUMBER: 3
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VSI2
Vcl2
0- 5 v
0-Sv
COMMENTS :
CIRCUIT TYPE: A-6
TEST NUMBER: 4
TEST TITLE: Clocked Set-Reset Input Driving Current
TEST CONDITIONS :
i. Apply +4v to pin (Vcc) and ground pin (G).
2. Connect anmaeter to pin (CI).
SCHEMATIC:
CP
Sl
S2
CD
q
TEST PROCEDURE:
i. Record _ as ICI.
2. Move ammeter to pin (C2).
3. Move ammeter to pin (CP).
4. Move ammeter to pin (SI).
5. Move ammeter to pin ($2).
G
i
+4v
I .n
VCC
C1
C2
SD
Record ID as IC2.
Record ID as Icp.
Record I as ISI.
Record _ as IS2.
m
CIRCUIT TYPE : A6
TEST NUMBER : A
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ICI
IC2
Icp
ISI
lqp
ImA
ImA
imA
ImA
imA
O- 5mA
0-5mA
0-5mA
0-5mA
0-5mA
COMMENTS :
CIRCUIT TYPE: A6
TEST NUMBER: 5
TEST TITLE :
m
Output One Voltage for Q and Q
TEST CONDITIONS :
IQ
I 2. Apply +0.5 volt to pins
I 3. Connet a aria le posi
I 4. Connect voltmeters to pins (Q) and (Q); pins (CD)
i !I • ::
I -
Apply +4 volts to pin (Vcc) and ground pin (G).
(CI) and (C2) and +2.7 volts to pins (Sl) and (S2).
Connect a variable positive power supply to pin (CP).
and (SD) are open.
+0.Sv
TEST PROCEDURE:
i. Starting with V A at zero, increase VA to 2.7 volts and then decrease to 0.5 volts.
Record VX value as VQone and Vy value as V_zer o.
2. Decrease voltage on pins (Sl) and ($2) to 0.5 volts and increase voltage on pins
(CI) and (C2) to 2.7 volts. Starting with VA at zero, increase VA to 2.7 volts and
then decrease to 0.5 volt. Record VX value as VQzer o and Vy value as _one.
CIRCUIT TYPE" A-6
TEST NUMBER: 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VQone
VQzero
VQzero
VQone
4v
O.Iv
O. iv
4v
0 - 5V
0 - 0.5V
O-0.5V
0 - 5v
COMMENTS:
CIRCUIT TYPE: A-6
TEST NUMBER: 6
I TEST TITLE: Driving Current Capability
TEST CONDITIONS :
i. Apply +4 volts to pin (Vcc) and ground pin (G).
2. Apply +2.7 volts to pin (CP).
3. Connect 20 K variable resistor and meter combinatiorL shown to pin (Q).
4. Apply +0.5 volt to pin (SD) and +2.7 volts to pin (CD).
il +2.7 v
SCHEMATIC: l +4Vl +0.5 V
-_2 C2 _
l 2.7 v O D SD
TEST PROCEDURE :_
I
l I. Starting with RL = 20 K, decrease RL until VA is 2.7 volts. Record IA as IQG.
2. Move RL-meter combination to pin (Q). Decrease voltage on pin (CD) to 0.5 volt
and increase voltage on pin (SD) to 2.7 volts. Starting with R L = 10K, decrease
l R L until V A is 2.7 volts. Record I A as
l 3. Disconnect RL and ammeter from ground and connect to +4 volts. Current direction
will be reversed. Set voltage on pin (SD) to 0.5 volt and voltage on pin (CD)
to 2.7 volts. Starting with RL = lOK, decrease RL until VA is 0.3 volt.
I Rec°rd IA as IQS"
CIRCUIT TYPE : A-6
TEST NUMBER: 6
TEST PROCEDURE CONTINUED:
o Disconnect RL-meter combination from pin (Q) and connect to pin (Q). Set voltage
on pin (CD) to 0.5 volt and set voltage on pin (SD) to 2.7 volts. Starting with
RL = i0 K reduce RL until VA is 0.3 volt. Record IA as IQS.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
IQG
IQS
0.2mA
0.2mA
15 mA
15 mA
0-1mA
0- lmA
0- 20mA
0- 20mA
COMMENTS:
i i ii .......
CIRCUIT TYPE: A-6
TEST NUMBER :
TEST TITLE: Clocked Set-Reset Input Leaka_p C,,_rPnt
TEST CONDITIONS:
I. Connect pin (Vcc) through ammeter to ground.
2. Apply +5 volts to pin (Sl).
+5v
m
o
CP
Sl
$2
CD
q
VCC
G
i
Cl --
C2 __
SD __
Q --
-___-
TEST PROCEDURE :
I. Record _ as ILS I.
2. Disconnect power supply from pin (Sl) and connect to pin (S2).
+5 volts and record IX as ILS 2.
3. Disconnect power supply from pin ($2) and connect to pin (el).
+5 volts and record IX as ILC I.
4. Disconnect power supply from pin (Cl) and connect to pin (C2).
+5 volts and record IX as ILC 2.
5. Disconnect power supply from pin (C2) and connect to pin (CP).
+2 volts and record Ix as ILC P.
Set voltage at
Set voltage at
Set voltage at
Set voltage at
CIRCUIT TYPE: A-6
.- TEST NUMBER: 7
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ILSI
ILS2
ILCI
ILC2
ILCP
I NA
i _A
i _A
i _A
0 - i00 uA
0 - i00 _A
0 - i00 _A
0 - I00 NA
0 - i00 _A
COMMENTS:
Note voltage is 2 volts instead of 5 for ILC P measurement.
JO
J
I
I
J
J
J
J
J
I
I
J
J
I
I
I
r
l
CIRCUIT TYPE: A-6
TEST NUMBER:
TEST TITLE : Resistance Measurements
TEST CONDITIONS:
i. Connect the resistance bridge to pins (Vcc) and (Q); Positive on Q.
SCHEMATIC:
CP
S1
S2
CD
q
VCC
Cl
C2
SD
n
Q
Resistance
Bridg I
TEST PROCEDURE:
i. Record resistance as R_.
2. Move connection from pin (Q) and connect to pin (Q).
3. Record resistance as RQ.
8
CIRCUIT TYPE: A-6
i
TEST PROCEDURE CONTINUED:
TEST NUMBER: 8
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
RQ
6K
6K
3- IOK
3- IOK
COMMENTS :
i@
I
CIRCUIT TYPE: A-6
TEST NUMBER: Q
TEST TITLE: Clock Input Pulse Width and Height and Transient Parameters
TEST CONDITIONS:
i. Use special high-frequency connector.
2. Apply +4 volts to pin (Vcc) and ground pin (G).
I
3. Connect pins (SI) and ($2) to (Q). Connect pins (Cl) and (C2) to (Q).
4. Connect pulse generator and oscilloscope to pins (CP) and (Q); standard pulse.
SCHEMATIC :
Trig.
I B •
Sampling
Oscilloscope
_L
+4 v
VCC
C1
C2
SD
Q
TEST PROCEDURE:
I. With pulse amplitude constant at 2.7 volts, reduce pulse width until flip-flop
action stops. Record minimum pulse width.
2. With pulse width constant at 500 ns, reduce pulse amplitude until flip-flop
action stops. Record minimum pulse amplitude.
3. With pulse amplitude at 2.7 volts and pulse width at 500 ns, record TS' TD' rR'
and T F for the module and TR and TF for the pulse generator.
CIRCUIT TYPE: A-6
TEST NUMBER: 9
TEST PROCEDURE CONTINUED:
IO%
90Z
--\ 10%
1
I
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
PW min 40 ns
PA min 1.5 v
Module ms,TD,TR, and 7F 40 ns
{_'R 30 nsP.G. _F 12 ns
LIMITS DURING TEST
0 - 200 ns
O-3v
0 - I00 ns
COMMENTS:
CIRCUIT TYPE : A-6
TEST NUMBER :
TEST TITLE : Minority Carrier Lifetime of Input Diode
TEST CONDITIONS:
i. Pins VCC and CD are connected to special test jig.
2. Connect pulse generator, oscilloscope, and x-y recorder as shown.
SCHEMATIC:
lP.G. v
J
Oscil -- x-y recorder
CP
SI
$2
CD
Q
Vcc
G
CI m
C2
SD --
TEST PROCEDURE:
i. Adjust the pulse generator so that the pulse amplitude gives If of 0.6 mA, the
pulse width is 200 ns, and the repetition rate is I mc.
2. Record waveform.
3. Remove connection from pin (CD) and connect to pin (SD). Repeat steps 1 and 2.
4. Remove connection from pin (SD) and connect to pin (SI). Repeat steps 1 and 2.
5. Remove connection from pin (SI) and connect to pin (CI). Repeat steps i and 2.
i0
CIRCUITTYPE: A-6
I
TEST NUMBER" !0
TEST PROCEDURE CONTINUED:
I
i
I
i
!
APPROXIMATE READINGS AND LIMITS EXPECTED I
PARAMETERS READINGS LIMITS DURING TEST
I
_CD 3 ns All 0 - i0 ns All |
7SD
7SI .
_Cl I
COMMENTS :
s lop _, _"R,_-,
I
t
I
Test Plan B-I
I,
I 0 r:_-_i , ,,
I
I
I
I
I
I C O vol
1. V . on and Vma x one
2. _ne c_rent requirement
I 3. Drive current capability4 Leakage current
5. Rise, fall, storage, and delay times
6. Resistance measurements
I 7. Base region minority carrier lifetime
8. Transistor gain
9. Regulation characteristics of o-1 driver
lO. B-1 driver resistance measurement and B-1 leakage current
i
:_cc
OR
R
(_)vzz
CHARACTERIZATION PLAN (GATES)
CIRCUIT TYPE: B-I
BASIC CONDITIONS'
VCC = 0 volts
VEE = -5.2 volts
N@'ES
iiii
Tests on MC304 to be made first.
V -0.795
_in one
v -I .35
max zero
i i i i
i
!
|
!
c_
i!
PARAMETER
V o
mln one
CONDITIONS
0
Measured for output of -0.795 volt.
for OR and NOR outputs. No load.
Checked
v
max zero
Checked for OR and NOR outputs. No load.
Drive
Current
Requirement
-0.75 volt applied to each input consecutively.
Other two at -1.35 volt
Leakage
Current
e
+2 volts used for measurement.
Drive
Current
Capability
Leakage
Current
i
3 Measured at both OR and NOR outputs.
+2 volts used for measurement.
Rise, Fall,
Storage, and
Delay Times
ii
No load. Pulse amplitude 0._ volt;
pulse width 50 ns.
I
I
CIRCUIT TYPE: B-1
PARAMETER
Resistance
Measurements
APP.
TEST CONDITIONS
I
Four resistances measured_
|
I
Base Region
Minority Carrier
Lifetime
Transistor Gain
Standard open circuit decay technique at 0.i mA
between pins (6) and (10), (7) and (10) and (8)
and (i0).
Regulation
Characteristics
of B-I driver
B-I driver
Resistance
Measurement
B-I Leakage
Current
I
Output voltage measured at no load and full load.
i0
i0
Tw'o resistance measurements.
I I
Measured at +5 volts.
I I
ENGINEER
REVISIONS:
i.
I I I I I I
CIRCUIT TYPE : B- 1
TEST NUMBER:._
TEST TITLE: Logic Levels
TEST CONDITIONS:
I. Do NO___Tground pins (6), (7) or (8) and then decrease voltage to -1.35 volt.
Rather, connect supplies that are already set at -1.4 to -1.5 volts. Then
adjust to -1.35 volts.
2. Connect bias driver B-I as shown with -5.2 volts to pin (2) on each module
and ground at pin (3) of each module.
3. Connect voltmeters to output pins (4) and (5). Pins (9) and (I0) are open.
-5.2 v
O--_,-J
SCHEMATIC:
(2)
CB)
_L
-1.15 v
_[_
TEST PROCEDURE: --- - m
B- I Driver
(1) (i0)
(2) (9)
(3) (8)
(4) (7)
(5) (6)
i
-1.35 v
(
m
m m
. Increase voltage on pin (6) until voltage on pin (5) decreases to -0.795 volt.
Record voltage on pin (6) as Vzero(56). Continue to increase pin (6) voltage
until voltage on pin (4) increases to -1.35 volt. Record voltage as Vzero(46).
Continue to increase pin (6) voltage until voltage on pin (5) decreases to
-1.35 volt. Record voltage as V Continue to increase voltage on
one(56)"
pin (6) until voltage on pin (4) increases to -0.795 volt. Record voltage as
Vone446). Continue to increase pin (6) voltage until pin (5) voltage starts to
increase. Record voltage as V(56) B.
CIRCUIT TYPE: B- i
TEST NUMBER: l
TEST PROCEDURE CONTINUED:
.
.
Interchange pin (6) and pin (7) connections. Repeat Step i, except record
values as Vzero(57), Vzero(47) , Vone(57), Vone(47), and V(57) B.
Interchange pin (7) and pin (_) connections. Repeat step i, except
record values as Vzero(58) , Vzero(48)' Vone(58)' Vone(48)' and Y(58)B"
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS n READINGS
Vzero (56) 'Vzero (57) 'Vzero
Vzero (46) 'Vzero (47) 'Vzero
Vone(56 ), Vone(57 ),Vone(51
Vone (46) 'Vone (47) 'Vone (48
V V
COMMENTS :
LIMITS DURING TEST
-1.35 v
-1.23 v
-i.i v
-1.02 v
-0.55 v
-1.6 - -0.75 v
I!
l[
11
-I 0 - -0.3 v
CIRCUITTYPE: B-I
TESTNUMBER:2
TESTTITLE:
TESTCONDITIONS:
Input Current Requirement
Sameas for Test Numberi, except connect ammeterto measure input current.
-5.2 v
SCHEMATIC:
TESTPROCEDURE:
Q (2)
)
_L
B-I driver
(1) (i0)
(2) (9)
(3) (8)
(4) (7)
(5) (6)
m
(IA _-_-1.35 v
l.
o
.3.
Increase voltage on pin (6) to -0.75 volt. Record current as fin(6 ).
% r
Return pin (6) voltage to -1.35 v.
Interchange pin (6) and pin (7) connections. Increase voltage on pin (7) to
-0.75 volt. Record current as fin(7 ). Return pin (7) voltage to -1.35 v.
Interchange pin (7) and pin (8) connections. Increase voltage on pin (8)
to -0.75 volt. Record current as fin(8 ).
CIRCUIT TYPE: B-1
TEST NUMBER:
TEST PROCEDURE CONTINUED:
^'nnr_r_v'r_^n_v _=^r_T_r__ ANt1 T.TMI_S EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
fin(6)
fin(7)
Sin(R)
90 pA
9O pA
90 pA
70 - i00 _A
70 - i00 pA
70 - i00 UA
COMMENTS :
I
CIRCUIT TYPE: B__-I -
i
TEST NUMBER : 3 !i
TEST TITLE: Drive Current Capability i
TEST CONDITIONS :
I
I. Connect bias driver B-I as shown. !i
-0.75 volt to pins (6), (7), and (8) and ground pin (3). I2. Apply
|
3. Connect meter-load combination to pin (4). Pins (5), (9), and (i0) re open.
I
-5.2
SCHEMATIC : _)
(2) (9)
_ I(4)_-_(3) (g)_(7) O -0.75 v 1
-- i<5) (8)_ I
TEST PROCEDURE:
i. Starting with RL = 20 K_, reduce RL until VO is -0.795 volt.
Record IO as 10(4). Return RL to 20K_.
1 Disconnect meter-load combination from pin (4) and connect to pin (5). Decrease
voltage on pins _), (7) and (8) to -1.35 volts. Reduce RL until V 0 is -0.795
volt. Record I0 as 10(57.
CIRCUIT TYPE: B-I
TEST NUMBER: 3
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
....... _oc U READINGS
L"kl_" L,,E.,.L J._,*%_
Io(4)
Io(5)
2mA
2mA
LIMITS DURING TEST
0 = 10mA
0- 10mA
COMMENTS :
CIRCUITTYPE: B-I
TESTNUMBER: 4
TESTTITLE: Leakage Currents
TESTCONDITIONS:
i. Apply +2 volts to pin (I0) with ammeterconnected to pin (6).
Note. Use +2 volts for all of the measurements.
SCHEMATIC:
(i) (lO)
(2) (9)
(3) (_)
(4) (7)
(5) (6)
TEST PROCEDURE:
I. Record IX as 16E.
2. Move ammeter connection to pin (7).
3. Move ammeter connection to pin (8).
4. Move ammeter connection to pin (I).
1
o
Record IX as 17E.
Record IX as 1BE.
Record IX as liE.
Move power supply connection to pin (9). Move ammeter connection to pin (6).
Record IX as 16C.
Move ammeter connection to pin (7). Record _X as 17C.
TEST PROCEDURE CONTINUED:
7. Move ammeter connection to pin (8).
8. Move power supply to pin (5).
9. Move power supply to pin (4).
Record IX as 18C.
Move ammeter to pin (9).
Move ammeter to pin (3).
CIRCUIT TYPE: B-I
ii
TEST NUMBER: 4
Record Ix as 15E.
Record IX as 14E.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS _ READ!_S
16E, 17E, 1BE, liE
16C, 17C, 18C
15E, 14E
LIMITS DURING TEST
I_A all 0 - 50NA
COMMENTS :
CIRCUITTYPE: B-i
TESTNUMBER: 5
TEST TITLE: Transient Parameters
TESTCONDITIONS:
i. Use special high-frequency connector.
2. Connect bias driver B-I as shown.
3. Pins (4), (6), (8), (9) and (i0) are open.
4. Connect pulse generator as shown; pulse amplitude positive 0.8 volt;
pulse width 50 ns.
SCHEMATIC:
v _ (i)' (2)
+ 1.55_
4-1.55 v
B-I Driver
i
(1) (i0)
(2) (9)
(3) (8)
(4) (7)i
I
(5) (6):
Sampling
Oscilloscope
la AB T
ITr ig.
l
_[ ...... _- .... P.G.
......
> 93_ _
I
1
TEST PROCEDURE:
I. Record TSN , TDN , _rN' and _fN for the circuit and _R and _f for the pulse generator.
2. Move pin (5) connection to pin (4). Record _SO' TDO' _rO' and _fO for the circuit.
CIRCUITTYPE: B-I
TESTNUMBER: 5
g
TEST PROCEDURE CONTINUED:
//
I
I
'
_d _r
i |
I
T r
APPROXi>_TE READINGS AND LIMITS EXPECTED
PARAMETERS _ _=^nT_c_
- 90%
! "
ti_ ___ _ 10%
i
i
I
-- w -T.. --
/
---4
10%
90%
I
10%
f __S
_-- _f
IOZ
90%
LIMITS DURING TEST
7rN' 7fN' TDN' 7SN
frO' TfO' rDO' 7SO
P .G. _R
COMMENTS :
8.5 ns
7 ns
4 ns
8 ns
0 - 20 ns
0 - 20 ns
Connect a large capacitor (I _f or larger) across +1.55 volt supply.
CIRCUITTYPE:
TESTNUMBER: _
TEST TITLE : Resistance Measurements
TEST CONDITIONS :
I. See that voltage applied is less than 5 volts.
2. Connect plus side to pin (4).
SCHEMATIC:
Resistance
Bridge
(i) (i0)
(2) (9)
(3) (8)
(4) (7)
L(5) (6)
TEST PROCEDURE:
I. Measure resistance and record as R42.
,
o
.
Remove connection from pin (4) and connect to pin (5). Measure resistance and
record as R52.
Remove connection from pin (5) and connect to pin (i0). Measure resistance and
record as RIO 2.
Move pin (I0) connection to pin (3). Move pin (2) connection to pin (9).
Record resistance as R39.
IO
I
I
I
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: B-I
TEST NUMBER: 6
APPROXIMATE READINGS AND LIMITS EXPECTED
I PARAMETERS II R_--A-D!NGS
R42
R52
RI02
R39
3K
3K
3K
IK
LIMITS DURING TEST
0 - 10K all
COMMENTS :
CIRCUIT TYPE: B-1
TEST NUMBER : 7
TEST TITLE :
TEST CONDITIONS :
Base Minority Carrier Lifetime
I. Use special lifetime measurement jig.
2. All pins open except (6) and (I0).
3. Connect decay equipment to pins (6) and (10); plus to pin (6)
SCHEMATIC:
[ Oscilloscope !
x-y recorder
(1)
(2)
(3)
(4)
(s)
i
(IO)
(9)
(8)
(7)
(6)_
.i.
IK__T: .G.
_L
w
TEST PROCEDURE:
i. Adjust pulse generator for IF - 0.3 ma.
2. Record output on _2Y recorder.
CIRCUIT TYPE: B-1
TEST NUMBER: 7
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
C)- JO0 r_:_e.c..
COMMENTS :
_e°hmic
linear
xponential
CIRCUITTYPE: B-I
TESTNUMBER: 8
TEST TITLE: Transistor Gain
TEST CONDITIONS:
i. Connect curve tracer as shown. Set up for NPN transistor collector characteristics.
Use limiting resistor of IK. Try vertical scale of IC = 0.i mA/division and
horizontal scale of 0.2 v/division. Approximately 4 volts applied.
SCHEMATIC:
(i) (lO)
(2) (9)
(3) (8)
(4) (7)
(5) (6)
Curve Tracer
C B El
TEST PROCEDURE:
i. Read collector current at a base current of 0.02 mA and collector-emitter
voltages of 0.5 and I volt. Record values as IC6.5 and IC61.
o Move pin (6) connection to pin (7).
IC7.5 and IC7 I.
Repeat step I, except record values as
.
Move pin (7) connection to pin (8).
IC8._ and IC8 I.
Repeat step i, except record values as
CIRCUIT TYPE: B-I
TEST NUMBER:
TEST PROCEDURE CONTINUED:
APPROXL_TE READINGS AND LTMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
0 - 3 mA all
IC6.5
IC61
IC7.5
IC71
COMMENTS :
ImA
1.3mA
imA
1.3mA
Ic8.5 i mA
IC81 1.3 mA
CIRCUIT TYPE: B-I
TEST NUMBER : 9
rEST TITLE: Regulation Characteristics
TEST CONDITIONS :
I. Apply -5.2 volts to pin (2) and ground pin (3).
2. Connect voltmeter to pin (I); pins (4), (5), (6), (7), (8), (9) and (i0) are open.
SCHEMATIC:
g
"T
(i) (I0)
(2) (9)
(3) (g)
(4) (7)
(5) (6)
TEST PROCEDURE:
I. Record Vx as VBB O.
2. Connect anTneter and variable 5K resistor, RL, to pin (I).
Decrease RL until current is 2.5 mA. Recor_ VX as VBB L.
475 ohms at measuring point.)
(RL should be about
CIRCUIT TYPE: B-1
TEST NUMBER: 8
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VBBO
VBBL
COMMENTS :
CIRCUITTYPE: B-I
TEST NUMBER : I0
TEST TITLE: Resistance and Leakage Current Measurements
TEST CONDITIONS :
I. Connect resistance bridge between pins (3) and (4) with voltage of less than
+5 volts on pin (3).
SCHEMATIC:
Resistance
Bridge
(1} (Io)
(2) (9)
(7)
i(5) (6)
TEST PROCEDURE:
I. Measure resistance and record as R I.
2. Disconnect bridge from pins (3) and (4) and connect to pins (2) and (i),
with less than +5 volts on pin (2). Measure resistance and record as R3.
3. Disconnect bridge. Connect variable plus supply to pin (2) and an ammeter from
pin (4) to ground. Set supply voltage at I volt and record current as IFK.
I
CIRCUIT TYPE: B- 1
TEST NUMBER: i0
I
TEST PROCEDURE ,CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
,' II
-PARAMETERS READINGS LIMITS DURING TEST
R 1
R 3
IFK
COMMENTS :
i0 pA o- 5ow 
TEST PLAN FOR B-2
!
3
?
i
N
-_ 4 5 _-"
'
2
CONDITIONS FOR ALL TESTS:
ol
O8
I. VCC = 0 volt
2. VEE = -5.2 volts
TESTS TO BE PERFOP_MED:
!. Direct Set-Reset Input Threshold and Direct Set-Reset Input Driving Current
2. Output One Voltage for Q and Q.
Driving Current Loaded to Ground for Q and Q._
Driving Current Loaded to + Supply for Q and Q.
3. Direct Set-Reset Input Leakage Current
4. Minimum Pulse Width and Height
Rise, Fall, Storage, and Delay Times for Q and Q.
5. Resistance Measurements.
6. Base Minority Carrier Lifetime.
7. Transistor Gain.
CHARACTER/ZATION PLAN (FLIP-FLOPS)
CIRCUIT TYPE B- 2
BASIC CONDITIONS
VCC = 0 volt
VEE " -5.2 volts
PARAMETER
ill
DIRECT SET-
RESET INPUT
THRESHOLD
i i,m i I
NOTES
I in
STANDARD CLOCK PULSE: WIDTH, 50 ns __;
REP. RATEp1 me , ; t_IPLITUDEjO.R volt_
I I
COND I_ IONS
D-C level checked for each of four inputs
_d
_=4
DIRECT SET-
' RESET INPUT
DRIVING CURRENT
DIRECT SET-
RESET INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
I
3
Checked for each of'four inputs at an input
voltage of -0.75 volt.
t
I i
Measured at 2 volts. Six measurements made.
/
CLOCKED SET _
RESET INPUT
LEAKAGE CURRENT
MINIMUM PULSE
NIDTHAND
HEZGHT (CLOCK
FuLsz)
! II
No.load. Rep. rate of 1 mc.
i,
I-.-
E..-
E--
> :D
0
C
I--
[.-
i
_ H
_ Z
i L'
ENGINEER:
PARAMETERS
OUTPUT ONE
VOLTAGE FOR
QANDQ
DRIVING CURRENT
LOADED TO GROUND
FOR
Q AND_
DRIVING CURRENT
LOADED TO + SUPPLY
FOR
Q AND Q
RISE, FALL,
STORAGE, AND
DELAY TIMES
FOR
QANDQ
, I
RESISTANCE
MEASUREMENTS
BASE MINORITY
CARRIER LIFETIME
/
TRANSISTOR GAIN
2
2
2
!
|
i
4 1
!
6
7
CONDIT IONS
No load.
No load. Pulse amplitude 0._ volt;
pulse width 50 ns for Q and Q
i
Collector current measured for a base current
of 0.02 mA and collector-emltter voltages of
0.5 volt and 1.0 vo!.ts.
i
DATE:
i i
,&,
CIRCUIT TYPE:
B-2
TEST NUMBER:
TEST TITLE: Output Characteristics
TEST CONDITIONS:
i. Apply -5.2 volts to pin (2) and ground pin (3).
2. Connect voltmeter to pin (5).
3. Connect -1.35 volts to pins (9) and (I0) and -1.5 volts to pin (7) from a
separate supply; Digital voltmeter connected to (9) and (I0).
4. Connect variable supply set at "1.5 volts and electrometer combination to pin (6).
Pins (l), (4) and (8) are open.
-5.2 v
SCHEMATIC:
TEST PROCEDURE:
(i)
(2)
(3)
(4)
(5)
(IO)
(9)
(8)
(7)
(6)
.,..-
O-1.35 v
O -1.5 v
i.
.
Starting with VA at -1.5 volts, check to see that pin (5) is low (__-1.35 volts).
If it is not, momentarily increase pins (9) and (I0) voltage to _ -0.8 volt and
return to -1.35 volts. Increase pin (6) voltage to -0.795 volt and record pin (5)
voltage as VHQ. Return pin (6) voltage to -1.35 volts.
Move pin (5) connection to pin (4). Remove pins (9) and (I0) connections.
Move pin (6) connection to pin (I0). Move pin (7) connection to pin (9). Connect
pins (6) and (7) to -1.35 v. See that pin (4) voltage is low. If not, set by
momentarily increasing pins (6) and (7) voltage to_ -0.8 volt. Increase pin (I0)
voltage to -0.795 volt and record pin (4) voltage as VH_ • Leave pin (10) at
-0.795 volt.
CIRCUIT TYPE: B-2
TEST NUMBER:
TEST PROCEDURE CONTINUED:
. Remove connection from pin (7) and connect pin (7) to pin (6).
Disconnect pin (i0) from pin (9) and connect variable supply to pin (10).
Check to see if pin (5) voltage is "Low (_ -G_J_-_it). If not, momentarily
raise voltage on pins (6) and (7) to set output.
.
Raise pin (I0) voltage until pin (5) voltage switches to hlgh Record VA value
as VI0 T if switching action was not caused by noise. Check by attempting to
set per step 4. Record input current as llo when VA value is -0.75 volt.
Return variable supply value to -1.35 volts.
. Interchange pin (I0) and pin (9) connections. Check to see if pin (5) voltage is
low . If not, set output through pin (7). Raise pin (9) voltage until pin (5)
goes high, Record VA value as VgT if switch was not due to noise. Record input
current as 19 when VA value is -0.75 volt.
I
|
PARAMETERS
V6T, VTT, V9T, Vl0 T
16, 17, 19, Ii0
-1.5 - 0 v
2s- lOO/4.A
COMMENTS:
Digital voltmeter should not be connected to input as input voltage is varied
because noise from it causes premature switching.
APPROXIMATE READINGS AND LIMITS EXPECTED
READINGS LIMITS DURING TEST
TESTTITLE: Input Threshold and Driving Cu_r@nt
TEST CONDITIONS :
i. Apply -5.2 volts to pin (2) and ground pin (3).
2. Connect voltmeter to pin (5).
CIRCUIT TYPE:
3. Connect -1.35 volts to pins (9) and (i0) and -1.5 volts to pin (7) from a
separate supply; Digital voltmeter connected to (9) and (i0).
4. Connect variable supply set at -1.5 volts and electrometer combination to pin
SCHEMATIC:
I
B-3 i
TEST NUMBER : I
!
, pin (6). I
• i
i
TEST PROCEDURE:
Pins (1), (4), and (R) are open.
-5 2v
/
_1_
-g
(1) (10)
(2) (9)
(3) (_)
(4) (7)
(5) (6)
-7 O -1.35 v
O-1.5 vQ
.
.
Check to see if pin (5) voltage is low (_ -1.35 volts). If not, momentarily
raise voltage on pins (9) and (i0) to_ -0.8_0 volt.
Raise pin (6) voltage towards ground until pin (5) voltage goes high. Using
digital voltmeter to measure record VA value as V6T if switching action
wasn't caused by noise. Check by attempting to reset per step I. Record input
current as 16 when VA value is -0.75 volt. Return variable power supply
value to -1.5 volts.
3. Interchange pin (6) and pin (7) connections. Repeat steps 1 and 2, except
record values as VTT and 17.
CIRCUIT TYPE: B-2
TEST NUMBER : 2
TEST PROCEDURE CONTINUED:
3. Connect a 20K variable resistor, RL, from pin (4) through an ammeter, Io, to
pin (2). Reduce RL until VX is -0.795 volt. Record Io value as 1042.
Return RL to 20 Krk.
4. Decrease pin (i0) voltage to -1.35 volts. Move load-ammeter connection from
pin (2) to pin (3). Raise pins (6) and (7) voltage to,-0.8 volt. Decrease RL
until VX increases to -1.35 volts. Record I0 value as 1043 •
Return RL to 20 K_.
5. Move pin (4) connection to pin (5). Reduce pins (6) and (7) voltage to -1.35 volts
and increase pin (I0) voltage to -0.75 volt. Decrease RL until VX increases to
-1.35 volts. Record I0 value as 1053 . Return RL to 20 Kd%.
6. Move load-ammeter connection from pin (3) to pin (2). Reduce pin (I0) voltage to
-1.35 volts and increase pins (6) and (7) voltage to -0.75 volt. Decrease RL
until VX decreases to -0.795 volt. Record I0 value as 1059 •
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VHQ, VHQ
1042
1043
1053
1052
-0.75 v
2mA
2mA
2 mA
2mA
-0.9 - 0v
0- 10mA
0 -lOmA
0 -lOmA
O- 10mA
COMMENTS :
CIRCUIT TYPE: B-2
TEST NUMBER:
TEST TITLE:
TEST CONDITIONS:
Leakage Currents
I. Connect variable power supply and voltmeter to pin (8).
2. Connect ammeter to pin (6).
SCHEMATIC :
(11 (101
(2) (9)
(3) (_)
(41 (7)
(sl
-T"
--.._m
TEST PROCEDURE:
I. Set VA at +2 volts if current doesn't go above 100_A.
2. Move pin (6) connection to pin (7).
3. Move pin (7) connection to pin (9).
4. Move pin (9) connection to pin (I0).
5. Move pin (8) connection to pin (i).
6. Move pin (10) connection to pin (91.
Record current as IL86.
Repeat step I, except record current as ILfl7.
Repeat step i, except record current as ILR 9.
Repeat step i, except record current as ILfll0.
Repeat step I, except record current as ILII0.
Repeat step I, except record current as ILl 9.
CIRCUIT TYPE: B-2
TEST NUMBER: 3
TEST PROCEDURE CONTINUED:
^'nnn_v'r'_^m_u "O_^T'_TM_ AMT'_ T.TM'T'T.g EXPECTEDkl.,L & _'X%ddX.&.A'U:'X.L,LI J.%Larxz./..l.L=vt,.a .L.._ ...........
PARAMETERS READINGS LIMITS DURING TEST
,,i
IL8 6, ILS 7, ILR 9
ILSI O' ILII O' ILl 9
o- lO0/_A
COMMENTS :
CIRCUIT TYPE : B-2
TEST NUMBER: 4
TEST TITLE: Minimum Pulse Width and Height and Transient Parameters
TEST CONDITIONS:
I. Use special high frequency connector.
2. Pins (i), (4), (7), (8), (9) and (i0) are open.
3. Connect pulse generator as shown; pulse amplitude positive 0.8 volt;
pulse width 50 ns; i mc repetition rate
SCHEMATIC:
+1.55
O
-3.65 v
I_(1) (lO)
(2) (9)
(3) (s)
(4) (7)
--(5) (6)
!
i1: I I
i o cillosoopo
m
TEST PROCEDURE:
i. Record _S_,T_,VuW Tr^w and _f^w for the circuit and _R and _F for the pulse generator.
2. With pulse width constant at 50 ns, reduce pulse amplitude until flip-flop
action stops. Record amplitude as VminS.
o
o
With pulse amplitude constant at 0.8 volt, reduce pulse width until flip-flop action
stops. Record width as WminS.
Clock pulse on pin (6) leads clock pulse on pin (I0) by 50 nanoseconds. (Measured
between 50 per cent points.)
CIRCUIT TYPE: B-2
TEST NUMBER : 4
TEST PROCEDURE CONTINUED:
lock on
pin 6
Clock on
in I0
IO% !
/
_D
10%
----)
¢
P
,.--j
I 90%
I
F
50ns
Q
10Z
APPROXIMATE READINGS AND LIMITS EXPECTED
!
50_ \
rS
-_ ] lOZ
_ 90%
/_90%
/
107o
_F u
PARAMETERS
Tr' Tf, TD, T S
P.G. [Tf
, T R
v
wmi. n
_. mln
READINGS
8 ns
4 ns
ns
0.5
15 ns
LIMITS DURING TEST
0 - 20 ns
COMMENTS :
CIRCUIT TYPE : B-2
TEST NUMBER: 5
TEST TITLE:
TEST CONDITIONS:
Resistance Measurements
i. See that applied voltage is less than 5 volts.
2. Connect + side to pin (3).
SCHEMATIC:
ResistanceBridge
___3
+
(1) (i0)
(2) (9)
(3) (s)
(4) (7)
(5) (6)
TEST PROCEDURE:
I. Measure resistance and record as R31 i
2. Move pin (3) connection to pin (2). Move pin (i) connection to pin (4).
Measure resistance and record as R24.
3. Move pin (4) connection to pin (5). Measure resistance and record as R25.
4. Move pin (2) connection to pin (8). Move pin (5) connection to pin (2).
resistance and record as R82.
Measure
I
I
L_
CIRCUIT TYPE: B-2
TEST NUMBER : 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
R31
R24
R25
R82
READINGS
300
1.4 K_
_.4 K_
700
LIMITS DURING TEST
I00 - I000
1oo - 3ooon
i00 - 3000
I00 - 2000
COMMENTS :
CIRCUIT TYPE : B-2
TEST NUMBER: 6
TEST TITLE:
TEST CONDITIONS:
Base Minority Carrier Lifetime
i. Use special lifetime measurement jig.
2. All pins open except (6) and (8).
3. Connect decay equipment to pins (6) and (R);
plus to pin (6).
SCHEMATIC :
(1)
(2)
(3)
(4)
(5)
(I0)
(9)
(8)
(7)
(6)
Oscilloscope
A
x-y recorder
TEST PROCEDURE:
I. Adjust pulse generator for IF - 0.3 mA.
2. Record output on x-y recorder.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE : B-2
TEST NUMBER : 6
APPROXIMATE READINGS AND LIMITS EXPECTED
II
PARAMETERS READINGS II T _T_.e nTTmTN£. TEST
1.O nanosec 0 - 50 nanosec
COMMENTS :
CIRCUITTYPE: B-2
TESTNUMBER: 7
TEST TITLE: Transistor Gain
TEST CONDITIONS :
IQ Connect curve tracer as shown. Set up for NPN transistor collector
characteristics. Use limiting resistor of 1KO. Try vertical scale of
IC = 0.i mA/division and horizontal scale of 0.2V/division. Approximately
4 volts applied.
SCHEMATIC:
(i) (i01
(2) (9)
(3) (8)
(4) (7)
(5) (6
I Curve 1
Tracer
C B E
TEST PROCEDURE:
I. Read collector current at a base current of 0.02 mA and collector-emitter
voltages of 0.5 volt and at i volt. Record values as IC9.5 and IC9 I.
2. Move pin (9) connection to pin (i0). Repeat step I, except record values as
Iclo. 5 and Iclol.
CIRCUITTYPE: B-2
TESTNUMBER:
TESTPROCEDURECONTINUED:
APPROXIMATEREADINGSANDLIMITS EXPECTED
PARAMETERS
IC9.5
IC91
ICI0_5
ICI01
READINGS
ImA
1.3mA
ImA
1.3 mA
LIMITS DURINGTEST
0 - 3 mA all
COMMENTS:
TEST PL%N C-i
A
o
:c----_<
_G _---dQu--_-
s
i
J
CONDITIONS FOR ALL TESTS:
_:25C.
2. Where used, power supply voltages of +4.0 v on pin (6) and
-2.0 v on pin (5)•
= Where u_ed, pin (1) is ground.
_t
4. Pin (lO) always open.
TESTS TC BE PERFORMED:
_. iuput Voltage Levels
2. input Dr£ving Current
. input Leakage Current
_. Outpuz Driving Current
5. Output Leakage Current
6 _- _ _ _-- Par_.e_e_s
7. o_--- Measurements
_. _q_ Current Between Circuit and Substrate
9. Forward Diode Cha1_acteristics
lO. input Diode Minority-Camrier Lifetime
ll. isolation Diode Minority-Carrier Lifetime
CO_'C<_<TS :
if negative voltage is on any pin besides pin (5) and pin (1) is ground,
be careful not to ._raw greater than 30 ma.
Pin arrangement on schematics for tests #i - 9 not showncorrectly.
to manufacturer specification sheet.
The following tests added 9/17/64:
I0. Input Diode Minority-Carrier Lifetime
ii. Isolation Diode Minority-Carrier Lifetime.
_efer
CHARACTERIZATIONPLAN(GATES)
CIRCUITTYPE: C-I
NOTES
i Output logic levels for
static tests are
V _ = 0.600 volts
vmaxzero
i I, mln'one = 2.0 volts
i
i
func ti ona I ly
V
min one
V
max zero
Drive
Current
Requirement
Leakage
Current
Drive
Current
Capability
Leakage
Current
Rise, Fall,
Storage, and
Delay Times
iAPP •
2
CONDITIONS
Connect to (7); leave (8) and (9) open.
R L = 2 K; RL = 510.
Connect to (7); leave (8) and (9) open.
RL = 2 K; RL = 510.
Connect to (7); leave (8) and (9) open.
Measure at 0.6 volts.
Connect alternately to pin (7), (8), and (9).
v = _ ,,_= Ground pin (2_
"Diode ............
Input +2 volts on all diodes. Variable R
on output. Lower R from 2 K down until
Vou t = 0.6 volts. Read current through R.
Inputs grounded. VC = +5 volts. Measure IC.
Use R = 2 K. Use P.G. directly at input pin
(7). Pin (8) and (9) not connected.
IPARAMETER
Res is tance
Between pin
(6) and (4)
Resistance
Between pin
(6) and (2)
APP.
TEST
7
CIRCUIT TYPE : C-I
I !
i i | i
CONDITIONS
I n i
No other pins connected.
in q
No other pins connected.
o
Z
I
Z
0
, , | i
Leakage Current
at pin (2)
Forward Voltage
on Input Diode
Input Diode
Minor ity-Carr ier
Lifetime
Isolation Diode
Minority-Carrier
Lifetime
9
i0
iL i
11
i ,|
V2--+5
V I = Ground
II iil i
Use pins (7) and (2).
IF = 2ma
Pin (2) anode
I • I
Use standard open-circuit decay technique.
Pins (7) and (2) connected. Pin (2) anode.
IF - 2.0 ma.
Use standard open-circuit decay technique.
(2) and (I) connected. Pin (i) anode.
IF - 2.0 ma.
i ,
Pins
• REVISIONS :
Input Diode and" Isolation Diode Life'time Tests added 9/17/64.
• 11 | ' ' i i i I ii I I I i I
,f
CIRCUIT TYPE: C-I
TEST h_JMBER: i
input Voltage Levels
TEST _.\.._ lung.
I. Apply supply vo_taoes and ground to the proper pins
2. Pin (2) - open.
3. if_ (value given in procedures) between pin (3) and pin (6).
4. Pin (4) - open.
5. Connect a positive voltage supply to pin (7).
6. Pin (8) and (9) are open.
0
(1) (6)
(2> (_)
(3) (8)
(4) (9)
(5) (io)
#
..... RO_hDUR_ :
l. R. = 2 K-ohms (decade _esistance box)
2. Starting at V. = +5 volts, Lower V X until VA (pin (3)) rises to 0.6 volts.21
Record value of VX as Von e.
3. Continue to lower V x until gA rises to 2.0 volts. Record value of V X
as Vzero.
4. Repeat steps 2 and 3 with R L = 510 ohms.
TEST PROCEDURE COh_IhqYED:
CIRCUIT TYPE: C-I
TEST NUMBER:
'.. (
L_-L
APPROXL'MATE READINGS AND LIMITS EXPECTED
PARAMETERS
V
one
V
zeTo
READINGS
.1.4 volts
1.4 volts
i, ,, , ! ,
COF_ENTS :
LIMITS DURING TEST
In Step 3 V A may rise very rapidly past two vqlts. If this is the case do
not attempt to a'6hieve 2.0 volts accurately (anything slightly above 2 volts will
be fine). Use a 50 [_ across power supply voltage VX.
., '_\
'
CIRCUIT TYPE: C-_ _
TEST h'JY_3ER: 2
TEST _._ E:._L Input Driving Current
_- CONDITIONS :
to
2.
3.
Apply supply voltages and ground to the pins.
Pins (2), (3), (4), (8), and (9) are open.
Ground pin (7).
Q
S _F_2_. _ :
(i)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(Io)
I -_qv
.s
TEST PROCEDURE:
I. Record current ID.
CIRCUIT T_E: C-I
TEST PROCEDURE CONTIbq/KD:
TEST NUMBER: 2
J ,
e
:[[ ?
APPROXIMATE READINGS AND LIMITS EXPECTED
'PARAMETERS
ID
CO_V_,hTS :
/
• b
READINGS
e
1.5ma
i
e
. \
LIMITS DURING TEST
0 - 3ma
CIRCUIT TYPE : C-!
TEST NUMBER : 3
TEST TITLE: Input Leakage Current
TEST CONDITIONS :
I. Ground pin (2) through an electrometer.
2. Apply +5 volts in pin (7). (Later this voltage is applied to pin (8)
alone and then pin (9) alone..)
3. Pins (3), (4), (8), and (9) are open.
SCHEMATIC :
(i)
(2)
(3)
(4)
(5)
(6)
(7) ,,
(8) .-J' I
!
(9) .--o
(lO) ±
TEST PROCEDURE:
i. Check to be sure +5 volts is on pin (7) to ground.
2. Record current, IL7 , at oin (7).
3. Remove the +5 from pin (7) and place on pin (8).
4. Record current, IL8 1 at pin (8).
5. Remove the +5 from pin (8) and place on pin (9).
6. Record current I IL9, at pin (9).
• •• " CIRCUIT TYPE: C-,!
TEST Nbq4,BER: 3
i
TEST PROCEDURE CON_Ihq/ED:
APPROXLMATE READINGS AND LIMITS EXPECTED
•PARAMETERS READ INGS
i i i i i
IL7
IL8
IL9
COM2_ENTS :
,
I 25 na
25 na
25 na
e
Module requires _ 30 see tO stabilize.
LIMITS DURING TEST
i i , .i
0 i _a
.. .0 - 1 _.a
0 - l_a
CIRCUITTYPE: C-I ,.
TEST NUMBER:
t
TEST TITLE: , Output Drivin$ Current
TEST CONDITIONS :
l.o Apply supply voltages and ground to the proper pins.
.
3.
'4o
Apply +2 volts to pins (2), (8), and (9) at the same time.
Connect a variable resistance _2 K and less) between pin (3) and (6).
r
Pins (2) and (4) are open.
SCHEMATIC:
t
--_..--
m
5- (i)
(2)
(3)
(5)
(6)
(7)
(8)
(9)
(lO)
I
|| I '
!
m -----
.#
TEST PROCEDURE:
I. Check to be sure +2 volts is on pins (7), (8), and (9)•
2. Start with R = 2 K-ohms.
3. Reduce R gradua!ly until VA = +0.6 volts.
e
4. Record .ID when VA = ,+0.6 volts.
I =................ t
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: _-i
TEST NUMBER: 4
APPROXIMATE READINGS AND LIMITS EXPECTED
'PARAMETERS
ID
i,i
READINGS
15 ma
f , l m
LIMITS DURING TEST
0 - 20 ma
COMMENTS : /
In Step l of test procedures the 2 volts can be slightly high but not low.
t
i
CIRCUIT TYPE: C-1
TEST NUMBER: 5
TEST TITLE: Output Leakage Current
TEST CONDITIONS :
1. Apply supply voltages and ground to the proper pins.
2. Apply +5 volts to pin (3).
3. Ground pins (7), (8), and (9).
4. Pins (2) and (4) are open.
SCHEMATIC:
(_) ' (6i
(2) (7)
(3) (8)
(9)LI;I
+V
i
m
o
TEST PROCEDURE:
1. Check to be sure +5 volts is on pin (3) [ VA]to ground, making a
correction for the voltage drop across IL.
2. Record IL.
TEST PROCEDURE CON_fi_,X_ED:
I
CIRCUIT TYPE:
TEST ND_BER: 5
i
I
I
APPROXLMATE READINGS AND LIMITS EXPECTED •
o
'PARA_METERS
IL
CO_,J_ NTS :
/"
READINGS
e
25 na
/
/
LIMITS DURING TEST
0 - l_a
Ile C _CUZT TYPE: C-I
II|
TEST NUMBER:
_
TEST TITLE: Transient Parameters
TEST CONDITIONS :
Use special connector'with 2 K resistor attached to pins (3) and (6).l.
2.
3.
.
Apply supply voltages and ground to the proper pins.
Apply pulse generator directly to pin' (7).
Pulse width i00 ns.
e
Pins (2), (4),. (8), and (9) are open.
Pulse amplitude of 2 volts.
SCHEMATIC:
i
(i)
_- (2)
(3)
,. ---- -(4)
c (5)
_K
(6)
(7)
(8)
(9)
(lO)
TEST PROCEDURE:
i. Apply supply voltages and ground to the proper pins.
2. Check signal, generator to bestmre pulse .amplitude is 2 volts and the
pulse width/is I00 ns.
3. Record TS, 7D, 7R, 7F, for the output and 7R, TF for the input signal.
i
,#
CIRCUIT TYPE: C-I
TEST NUMBER:
TEST PROCEDURE CONTINUED:
/o %
TO%
___ Io%
_rb
1
INPUT .-
OUTPUT
I
i
[i
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
Output
Input
COMMENTS :
S
' R
"_F
"rF
i00 ns
25 ns
25 ns
i00 ns
8 ns
8 ns
20 - 200 ns
I0 - 50 ns
i0.- 50 ns
20 - 200 ns
0 - i0 ns
0 - i0 ns
CIRCUITTYPE: C-i
TESTh'JY_3ER: 7
TESTTITLE: Resis tance Measurements
'_,'? "O
,_S. CONDITIONS :
i. None of the pins are connected.
SCHEMATIC :
I
i
!
I
I
I
I
I
(i)
(2)
(3)
(4)
(5)
@
(6) --
(_)
(S)
(9)
(lO)
° •
Q
TEST PROCEDURE:
i;
2.
Measure and record the resistance between pins (4) and (6)
Measure and record the resistance between pins (2) and (6).
Q
TEST PROCEDURE CONTINUED:
!
CIRCUIT T_E: _C'I
TEST hq;MBEK:
APPROXLMATE READINGS AND LIMITS EXPECTED •
'PARAMETERS
R46
R26
CO,'_E NTS :
READINGS
ii
e
2K
2K
I •
e'
LIMITS DURING TEST
i- 3K
I-3K
o
e
C LKCUIT TYPE: C-I
TEST h_JY_ER : 8
TEST TITLE: Leakage Current Between Circuit and Substrate
TEST CONDITIONS :
i. All pins. but pins (_) and (i) are open.
2. +5 volts on pin (8).
3. Ground pin (!)"
a
SCHE_V_TIC :
(I)
(2)
(3)
(5)
i
(6)
(7)
(S)
(9)
(10)
_a
TEST PROCEDURE:
I •. Check to be sure VA reads +5 volts.
2. Record I_.
TEST PROCEDURE CONTINUED"
• ,
/.
/ •
-o
CIaCUIT TYPE; C-i _
TEST NUMBER" 8
J
o •
APPROXIMATE READINGS AND LIMITS EXPECTED
COMMENTS:
'PARAMETERS
12
i
°• ._,
READINGS
i iml
e
25 na
i i
g
°
\
>
, i ,
LIMITS DURING TEST
0 - l#a
CIRCUIT TYPE:
TEST h_Y_3ER :
TEST TITLE: Forward Diode Characteristics
e
TEST CONDITIONS: "
i. All pins open exc.ept pins (2) and (7).
2. '2 ma current into pin (2)
m
b
SC_LEMATIC : J o
L(1)
(2)
(3)
-- -(4)
(5)
®
(6)
(7)
(S)
(9)
(i0)
TEST PROCEDURE:
I. Start at a low voltage and increase it until 12 equals 2 ma.
Record voltage on meter.
.b
m
CIRCUI_ T_E: c-l_
TEST PROCEDURE CONTIh"_ED:
• t
° .
e
TEST NUMBER: 9
"e
I
t,
APPROXLMATE READINGS AND LIMITS EXPECTED
PARA_V_ETERS
v
READINGS
e
0.6 volt
LIMITS DURING TEST
0.3 0.8 volt
m, , _,
COF_J_NTS: 'A Limiiing Resistor Should Be Used in Series with the Power Supply
CIRCUITTYPE: C-!
TESTNUMBER: I0
TESTTITLE: Input Diode Minority-Carrier Lifetime
e
TEST CONDITIONS :
i. Pins (I), (3), (4), (5), (6), (8), (9), and (i0)are open.
2. Pins (2) and (7) are connected =o the special tes= jig.
I loscop!____________ x-y recorder
l ascil ._ .
SCHEMATIC: 7rigger
(i)
(2)
(3)
(4)
(5)
(lO)
(9)
(8)
(7)
(6)
TEST PROCEDURE :
I. Connect the input diode into the test jig so that the forward voltage will be
from pin (2) and (7). Pin (2) is the anode.
2. Connect pulse generator and oscilloscope to test jig, and X-Y recorder to
oscilloscope.
3. Adjust the pulse generator so that the pulse amplitude gives IF = 2 ma, the
pulse width is _ 200 nsec and the repetition rate _ I me.
tCXRCDXT TYPE: , C-I
/ •
/
TEST PROCEDURE CONTINUED" ,/
/
4. Record the waveform appearing on the oscilloscope.,
I
5. Calculate lifetime from relation: /
TEST NUMBER: 10
where _is slope of linear region of decay.AV
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
'_' 0.5 ns
LIMITS DURING TEST
i
0-2ns
,/
COI_4ENTS: /.
Output waveform should show clean linear decay which degrades into exponential
decay •
CIRCUIT TYPE: C-1 _
TEST NUMBER: __
TEST TITLE: Isolation-Diode Minority-Carrler Lifetime
TEST CONDITIONS:
I.
2.
Pins (3), (4), (5), (6), (7), (8), (9), and (10) ,are open.
Pins (i) and (3) are connected to the special test Jig as shOwn.
l ; '
t
SCHEMATIC:
Trigge_._ °scell°sc°Pe
i
e
> x-¥ _ecorder
(I0)
(9)
(S)
(7)
.,
(6)
. •
TEST PROCEDURE:
i. Connect the isolation diode into the test jig so that the forward voltage
will be from pin (I) to pin (2). Pin (I) is the anode.
2. Connect pulse generator and oscilloscope to test Jig, and X-Y recorder to
oscilloscope.
o Adjust the pulse generator so that the •pulse amplitude gives I F - 2 ma, the
pulse width is _ 200 nsec and the repetition rate _ 1 mc.
\
CIRCUIT TYPE: C-I
TEST NUMBER: II
TEST PROCEDURE CONTINUED:
4. Record the waveform appearing en the oscilloscope.
5. Calculate lifetime frumrelatlon:
where At is the slope of linear region of decay.
AV
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING 'TEST
2.0 ns 0 - 5 ns
COMMENTS :
Output waveform should show clean linear decay which degrades into
exponential decay.
TESTCONDITIONS
I. Temperature 25 C.
2.
TESTPlAN - C-2
+4_on pin (6), -2 volts on pin (5), ground on pin (i)
(where applicable).
1
7 4
SD
3
SC
i
= 5
i0
I :2
TESTS:
!. Input Threshold and Drive Currents on RD_ and SD.
2. Input Leakage Current at R D and SD.
3. Input Threshold Levels for RC and SC.
4. Output One Voltage at Q and Q.
5. Output Driving Current Loaded to Ground for Q and Q.
6. Output Driving Current Loaded to + Supply.
7. Resistance Measurements
8. Leakage Current from Circuit to Substrate
9. Minority Carrier Lifetime of the Isolation Diode.
i0. Input Minimum Pulse Width and Height for Clock Pulse and Transient Parameters.
COMMENTS:
If any input terminal is below ground (except pin 5) and pin (I) is grounded,
then do no_._!tdraw more than 30 ma from that pin.
CHARACTERIZATIONPLAN(FLIP-FLOPS)
CIRCUITTYPE C-2
BASICCONN)ITIONS NOTES
Temperature 25C, Vcc = +4 volts
V5 = -2 volts, VI = ground.
STANDARDCLOCKPULSE:WIDTH, _On sec ;
REP. RATE, imc ; AMPLITUDE, 2._ volts
Logic levels for this device are
considered to be _ zero = 0.6 volts and
. max
V one = 2.5 volts.
mln
PARAMETER IAPPTEST
DIRECT SET-
RESET INPUT
THRESHOLD
CON]] ITIONS
Complementary input open. Momentarily ground
complementary input and then open. Lower principle
input from high level.
DIRECT SET-
RESET INPUT
DRIVING CURRENT
1
Input grounded.
Q_
Z Z
£-_
(.J
DIRECT SET-
RESET INP_
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
3
Input at +5 volts.
Connect standard clock pulse. Complementary
input open. Momentarily ground complementary
input and then open. Lower principle input
from high level.
Input grounded.
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
DOES NOT APPLY
MINIMUM PULSE
WIDTH AND
HEIGHT (CLOCK
PULSE)
iO
Connect circuit for counter and apply the
standard clock pulse. First decrease the pulse
width. Return then to the standard clock pulse
and then decrease the pulse height.
CIRCUITTITE C-2 '.
!
I
i
!
<<i :z_
zlO
F-.,_
cj_
z_z
t_
I
PARAY_TERS
i
OUTPUT Oh_
VOLTAGE FOR
QANDQ
DRIVING .CURRENT
LOADED TO GROUND
FOR
Q A_
DRIVING CURRENT
LOADED TO + SUPPLY
FOR
Q AND
RISE, FALL,
STORAGE, AND
DELAY TIMES
FOR
Resistance between
pins (3) and (6),
pins (2) and (6)
i pins (9) and (6)
j pins (8) and (6)
_2P
IEST
4
5
6
10
COND IT I0NS
Unloaded.
Output is in high state.
Output is in low state.
Connect as counter; otherwiseunloaded.,
Leakage current frompin 40) is substrate
_i [pin (i)].
_j Minority carrier life-
z time for diode between
0
Z the circuit and
substrate. [pins (i)
and (a)]
ENG ih_EER:
8i
9
pin (3) is positive.
pin (2) is positive
pin (9) is positive
pin (8) is positive
pin ¢0) is positive
Connect diode in the lifetime measuring
c_rcuit [pin (2) is the cathode of the diode].
,,!
DATE:
CIRCUITT¥_E: C-2
TESTh'JF_BEP,:1
TESTTITLE: Input Threshold and Drive Current on RD and SD
TESTCONDITIONS:
i. +4V on pin'(6), -2won pin (5), ground on pin (i).
2. Pins (2), (9), and (10)open.
SCHL'_ATIC:
-2V
Note:
j_ (1)
(2)
(3)
Circuit diagram s-hown for part (a).
(1o)
(9)
(8)
(7)
(6)
TEST PROCEDURE:
i t
+4V
Part (a).
i. Connect variable supply and voltmeter to pin (7) as shown.
supply voltage to +4 volts.
2.
3.
e
5.
Adjust
Momentarily groundpin (4).
Gradually lower sup_01y voltage at pin (7) until voltage at pin (3) switches
to high voltage state (>2.5 volts). Record voltase at pin (7) (at time of chanse)
. The test may be repeated if necessary by momentarily grounding pin (4)
to set flip-flop.
Remove connection from pin'(7) and ground pin (7).
Ground pin (4) through milliammeter as shown and record current as ID4.
V at pin (3) should be h,_h(>_._.
b "
e _ • CD_UIT T_E: C-2 _ r
i
• °
TEST PROCEDURE CO_Zh_IED:
Part (b).
6.. Remove connections from pins (4) and (7)4
7.
8.
.
I0.
ii.
TEST _"u'MBEK:
Connect Variable Supply and voltmeter to pin (4).. Adjust supply
volt_ge to +4 volts.
Momentarily ground pin (7).°
Gradually lower suppl_ •voltage a_ pin (4) until voltage at pln (8)
switches to low volt&ge state (> 2.5 volts). Record voltage at Pin (4)
(at time of change) as Vm4. The test may be repeated if necessary by
momentarily grounding pin (7) to reset flip-flop."
Remove connection from pin (4) and ground pin (4).
Ground pin (7) thrgugh milliammeter and record current _ID_.
1
•!'-'i " .: e
APPKOXLMATE READINGS AND LIMITS EXPECTED
PARAMETERS
ID4 and ID7
VT4 and VT7
COM/_ANTS:
READINGS
ii
e
1.8 ma
0.95 volt
! ..,
/" 0
Approximate readings and limits expected.i.
LIMITS DURING TEST
O to 2 ma
0 to 4 volts '
C_RCUIT TYPE: c-2 d
TEST NUMBER : 2
TEST TITLE: Input Leakage Current at _ and SD
TEST CONDITIONS:
1. Apply +4 volts to pin (6), -2 volts to pin (5), ground to pin (1).
2. Pins (8), (9), (lO), (2), and (3) are open.
SCHEMATIC:
i-ra
_i)
(2)
13)
(4)
(5)
Note: This is the circuit diagram for
part (a) of this test.
TEST PROCEDURE:
Part (a).
(lO)
(9)
(8)
f
I. Connect variable supply, _ammeter, and voltmeter to pin (7).
Adjust supply voltage to +5 volts.
2. Record pammeter reading as IL7.
Part (b).
i. Remove connection at pin (7) and connect to pin (4).
2. Adjust supply voltage to +5 volts.
3. Record pammeter reading as IL4.
Note: Let device warm up for _30 sec before reading the current.
+4V
• ..b. .
°
CIR&'U_T TYPE: C-2
TEST _BER: 2
TEST PROCEDURE CONTINUED:
........... = om_nT_C_ AND LIMITS EXPECTED
IL7 and IL4
°
CO_h_S :
/
i. Approximate readings and limits expected.
LIMITS DURING TEST
o - ioo_
CIRCUIT TYPE: C-2
TEST NUY,BER :
TEST TITLE : Input Threshold Levels for R and S
TEST CONDITIONS :
i. Apply +4 volts to pin (6), -2 volts to pin (5), and ground to pin (1).
2, Apply a clock pulse-ZSOnS in width, 2.5 volts amplitude, and _lmc
repetition rate--to pin (i0). '
3. Pins (4) and (7) are open.
SCREMATiC:
Note:
-__-
(2)
---- ] (3)
.(4)
5)
,
(zo)(9 robe
(8) _Gen.
(7) i '(6)
-----2-
Simpson _)
_.__--
I
w
This is circuit diagram for part (a) of test procedure.
TEST PROCEDURE:
Part (a).
i. Connect voltmeter, and variable supply as shown in diagram to pin (9).
2. Connect Simpson meter to pin (8) as shown in diagram,
3. Adjust supply voltage to +4 volts.
4. Ground pin (2) thru mii]iammeter. Record milliammeter reading as ID2 _
|
5- Remove connection from pin (2).
6. Gradually lower supply voltage at pin (9) until voltages at pin (8)'
switches to a high level (>2. 5 volts). Record voltage at pin (9)
[at time of change] as VT9. This test may be repeated if necessary by
momentarily grounding pin (2) to set the flip-flop.
?+4V
l
CIRCUIT TYPE: C-2
I .
TEST hU;MBER: 3
TEST PROCEDURE CON_flhX/ED:
(b).
o .
7-. Remove connection from pin (9) and connect to pin (2). . "
8. Remove co'nnection from pin (8)and connect to pin'(3).
9. Adjust supply voltage on pin (2) to +4volts.
10. Ground pin (9)'t?mu a milliammeter. Record _illiammeter' reading as ID9.
ll. Remove connection from pin (9).
12. Gradually lower Supply voltage at pin (2) until voltage at pin (3) •
switches to a high level (>2.5 volts). Record voltage at pin (2)
[at time change Occurs] as VT2. This test may be repeated if necessary
by momentarily gr0_nding pln (9) to set the flip-flop.
APPROX_V-_TE READINGS AND LIMITS EXPECTED
!
I ' READINGS
"PAPuA.MET mR S
!
ID2and ID9
VT2 and VT9
CO_N'2S :
0.95 volts
1. Approximate readings and limits expected.
LIMITS DURING TEST
O - 2.0 ma
O - +4.0 volts
CIRCUITTYPE:
TESTh_Y_ER: 4
TESTTITLE: Output OneVoltage at Q and
TESTCONDITIONS:
i. Apply +4 volts to pin (6),-2 volts to pin (5) and ground to pin (i).
2. Pins (9), (lO), and (_) are open.•
SCHEMATIC:
-2 Volts I
Note:
(2)
(3)
(4)
> ' -- (5)
L
(io)
(9)
(8)
(7) -__
(6)
This diagram is for part (a) o_" test procedure.
TEST PROCEDURE:
Part (a).
i. Ground pin (7).
2. Record voltage at pln (3) as _ (one).
Part (b).
3. Remove connection from pin (3) and connect to pin (8).
4. Remove ground from pin (7) and connect to pin (4).
5. Record voltage at pin (8) as q (one).
,i
+4 Volts
l
I
CIRCUIT TYPE: C-2
i
_ _ PROCEDURE
,...
\
TEST NUMBER: 4
APPROXLV_%TE READINGS AND LIMITS EXPECTED •
•PARA_METERS
(one.) and Q (one)
COUNTS :
READINGS
"_ 2.5 volts
i.....
1. Approximate readings and limits.
\.
LIMITS DURING TEST
i
•9 to _4 volts
CIRCUITTYPE: C~Lr
TESTNUFSEK: 5
TEST TITLE: Output Driving Current Loaded to Ground for Q and
TEST CONDITIONS:
i. Apply +4 volts to pin _6), -2 volts to pin (5), and ground to pin (i).
2. Pins (2), (9), and (10) are open.
SCHEMATIC:
Note:
-2 Volts
_[-- (i)
--- (2)
v
(3)
.,(5)
(IO)
(9)
'R L
This diagram is for part (a) of the test procedure.
TEST PROCEDURE:
4
Part (a).
1. Connect decade resistance in series with a milliammeter and connect
to pin (8) as shown in diagram.
2. Decade resistance should be adjusted to lOKJZ.
3. Connect voltmeter to pin (8) and ground.
4. Ground pin (4).
5. Reduce the resistance until the voltmeter reads 2.0 volts.
Record current at pin (8) as IDS.
_+4 Volts
r
i
q
° ,
• T
CIRCUIT TYPE: C_2
TEST PROCEDURE CON_Ih_JED:
Pa t (b).
6.- Remove connection from pin (8) and connect to pin (35.
7. Decade resistance should be ad_usted_to 2K_.
8, Remov_ ground from pin (4) and ground pin (7).
9- Reduce resistance until Voltmeter reads 2.0 volts.
Record current at pi B (3) as ID3.
TEST NUMBER:
APPROXLV_TE READINGS AN-D LIMITS EXPECTED
'PARAMETERS
ID8 and ID3
READINGS
1 ma
LIMITS DURING TEST
200_A - 2 ma
C0."_ N3tS : _
/
I. Approximate •readings and limits.
CIRCUIT TYPE: C-2
TEST ,N_jN_ER: 6
TEST TITLE: Output Driving Current Loaded to Positive Supply Voltage
TEST CONDITIONS:
e
1. Apply +4 volts to pin (6), -2 volts to pin (5), and ground to pin (1)..
2. Pins (2), (9),and (10) ire open.
0
!
SCHEMATIC:
Note:
f
k
-2 Volts
1 '
(i)
(2)
(3)
(4)
(5)
(I0)
(9)
This diagram is only for part ('a) of test procedure.
TEST PROCEDURE:
Part (a).
i. Connect a decade resistance in series w_th a milliammeter and connect
them between pin (8) and pin (6) as shown in diagram.
2. Decade resistance shauld be set at 2Kohms.
3. Connect voltmeter between pin (8) and ground. .
4. Ground pin (7). '
5. Reduce resistance until voltmeter reads 0.6 volts. Record current
at pin (8) as IH8.
.#
+4 Volts
, I I
• ;" °
CIRCUIT TYPE: C-2
TEST NR;MBEK: 6
r
.°
_.ST PROCEDURE CON_Ih_JED:
(b)i •
6. •Remove connection frompin (8) and connect to pin (3).
7." Decade resistance should be adjusted to 2Kohms. ..
8. Remove ground from pin (7) and ground pin (4).
9_ Reduc'e resistance until voltmeter reads 0.6 volts. Record current
• 0
at pin (3) as IH3.
-Q
_ttI
l
APPROX_rV_TE READINGS AND LIMITS EXPECTED
. "PARAMETERS I' RF_DINGS
i.
, . o
o
IH8 and IH3 _30 ma
LIMITS DURING TEST
0 - 50 ma
COUNTS:
1. Approximate readings and limits.
CIRCUITTYPE: C-±
TESTh'J_V_ER: 7
TEZTT, E: Resistance Measurements
_0hDITIONS:
i. N._oosupply voltages.
2. All pins'open. '
SCHEMAT IC,:
(i)
(2)
(3)
_ (4)
(5)
(1o)
(9)
(8)
(7)
(6)
• .# .
Note: This is the diagram for the first part of the test.
TEST PROCEDURE:
le
2.
3.
4.
Measure the resistance between pins (6) and (9) and Record as R69.
Pin (9) should be positive.
Measure the resistance between pins (6) and (8) and record as R68.
Pin 8 should be positive.
Measure the resistance between pins (6) and (3) and record as R63.
Pin (3) should be positive.
Measure the resistance between pins (6) and (2) and record as R62.
Pin (2) should be positive.
TZSTPROCEDURECONTIAN/ED:
CIRCUIT TYPE: C-X
TEST NUMBER: ?
..._u._____ READINGS AND LIMITS ......"_
I "PAIL_V_ETERS READINGS
e
_--2K
R68 and R63
_-_4K
R69 and R62 _-_
/
Approximatereadings and limits.
LIMITS DURING TEST
CIRCUITTYPE: C-2.
TESTNUMBER: 8
TEST TITLE: Leaka@e Current from Circuit to Substrate
TEST CONDITIONS:
i. Pins (3), (4), (5), (6), (7), (8), (9), and (i0) are open.
2. Pin (i0) is connected to +5 volts.
3. Pin (1) is connected to ground.
SCHEMATIC:
__-_ L(3) (8)
I(4) (7)
|(5) (6)
±
m
i
TEST PROCEDURE:
1. Connect +5 volts to pin (10).
2. Connect digital voltmeter io pin (lO).
3. Ground pin (1) through a _Ammeter.
4. Record _Ammeter reading as IL2.
'_'ZST PLiOCZDURE CO,";TI.NUED:
t
°.
CIRCUIT TYPE: C-2
.. |,
TEST hq_BER:
" °
8
i"k
_-....... -_ ........ -r_,_, ^_ L!MIT_ RXPECTED
PAR_IETERS READ INGS
iL!O
C0,-_N_S:
I.
!I:
iim
II
!
0.5FA
t
#T
Approximate _arameters and limits.
\
' _,
LIMITS DURING TEST
, m ,
0 - i0 >a
CIRCUIT TYPE : C.2
TEST h_Y_EK:
TECT ....
TEST .........
I.
2.
Minority Carrier Lifetime of the Isolation Diode
Pins (3),. (4), (5)_.(6), (7), (8), and (9). are open.
Pihs (1) and (:o) are connected the special test jig.
i
I 0scill0scope_-Y Recorder
(1) (lO)
(2) (9)
(3) (8)
(4) (7)
(5) (6)
J_
I;
o
Connect the Lisolation diode into the test jig so that the forward voltage
will be from pin (i) to pin (le). Pin (Jo) is the cathode.
connect pulse generator and oscilloscope to test jig and X-Y recorder to
the scope.
3. Adjust the pulse generator so that the pulse amplitude gives IF = 2 ma,
the pulse width is _ 200 nsec and repetition rate _ i mc.
4. Record th_ waveform appearing on the scope and from this calculate T.
5. 'r. =. _ •
, _o _.° ,
TEST PROCEDURE CONtinUED:
• i
°:
I
CIRCUIT TYPE: .Ca2. •
TEST NU_ER: 9
'e
• °
APPROXIMATE READINGS AND LIMITS EXPECTED •
'PARAMETERS
I
7
CO&'M_,_,NT S :
READINGS
e
2." 3 nsec
!,,,
s
e
>
I ,
|,i
LIMITS DURING TEST
--_0-
.CDtCUIT TYPE: C-2.
TEST _JF_ER: i0 _
TEST TITLE :'
TEST CONDI'TTONS :
"Io
2.
3.
"4=
• °
Input Minimum Pulse Width and Hel_t for Clock Pulse and Translent
ii i i i ii
Par ame ter s
Apply +4 ¥olts to pin'(6), -2 volts to pin (5), and ground to pin (I).
Pins (7), (8), (10), (4), and (3) are open.
Short pin (2) to pin (3) and pin (8) to pin (9).
Apply clock _ulse -50 nsec in width, 2.5 volts amplitude, _ 1 mc
repetition rate - to p.in (10).
SC_IFJ_TIC:
-2V T
,
t
i
(x) . (xo)
(2) (9)
(3) (8)
(4) (7)
(5) (6)
J
qW
Oscilloscope_. 1
" '
,,#
°
TEST PROCEDURE:
I. Connect one side of scope to pin (9) and other side of scop_e to ground as
shown in diagram:
2. Decrease amplitude of clock pulse gradually until there is no waveform at
pin (9). Record amplitude as AHI N .
3. Adjust clock pulse to original condition (Test 6onditiou #4).
4; Decrease pulse width until there is _ot waveform at pin (9).
pulse width as _4IN.
!
5. Adjust clock pulse to original condition.
Record
6_. Measure and Record 7S; 7D' 7R, 7F, on second data sheet.
wl
• CIIt_l_ T_E: C-2_
I
TEST NUMBER: iO
TEST PROCEDURE CONTINUED:
7. Remove scope connection from pin (9) and connect to pin (2).
sheet.8. Measure and Record T. _. _. _T_ on third data ,.
y°
!
, ,m
1
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
AMIN
KIN
-rS and _D
_'Dand
'rR and _R
TF and "_F
I i
COI@IENTS:.. /
ii READINGS
"#0.95 volts
,'_I0nsec
"-'20nsec
_'_ 2.0 nsec
,'_35nsec
'_35 nsec
|
II
II
i
LIMITS DL_I,x_ TEST
t t
2.5 - 0 volts
150 -0 nsec
!
TEST PLAN - E-4
©
©
I i
©
I 4 ©
TEST CONDITIONS
i. Temperature 25 C
2. VCC = +5 volts
3. Vj = ground
TESTS :
i. Direct Set-Reset Input Threshold, Direct Set-Reset Input Driving Current
2. Direct Set-Reset Input T__,. A
3. Clocked Set-Reset Input Threshold, Clocked Set-Reset Input Driving Current
4. Output One Voltage for Q and
5. Driving Current Loaded to Ground for Q and
6. Driving Current Loaded to + Supply for Q and Q
7. Minimum Pulse Width and Height (Clock Pulse); Rise, Fall, Storage, and
Delay Times for Q and Q
8. Leakage Current of the Isolation Diode
9. Isolation Diode Minority Carrier Lifetime
fCIRCUIT TYPE E-4
cz
<
>
<
Z 0
C
l--
E'-
k,
PARAMETERS
OUTPUT ONE
VOLTAGE FOR
QANDQ
DRIVING CURRENT
LOADED TO GROUND
FOR .
q AND_
DRIVING CURRENT
LOADED TO + SUPPLY
FOR
Q AND Q
RISE, FALL,
_ STORAGE, AND
H _ DELAY TIMES
z FOR
= qAND 
i
I Leakage current of the I
I Isolation Diode
. I
4
i
J
,5 ;
6
I
(D
Isolation diode
Minority Carrier
Lifetime
9
ENGINEER: __
Unloaded
CO ND IT I0 NS
e
, i
Output in high state
Output in low state
Connect as counter otherwise unloaded
Pin (K) positive
i
Use standard open-circuit decoy technique
Pins (K) and (J) connected and pin (J) anode.
Repeat for pins (J) and (L) with pin (J) being
positive.
i i
DATE:
CHARACTERIZATION PLAN (FLIP-FLOPS)
CIRCUIT TYPE EL4.."
BASIC CONDITIONS
I
Temperature 25C, VCC = +5 volts
Vj = ground
,,n,,
APP
PARAMETER TES T
DIRECT SET-
RESET INPUT
THRESHOLD
NOTES
STANDARD CLOCK PULSE: WIDTH, 50ns .;
REP. RATE, imc ; AMPLITUDE, 2.5 volts
Logic levels VmaxZero = 1.2 volts
V . one = 2.0 volts
mln
i
CONDITIONS
Complementary input open momentarily ground
complementary input and then open. Lower
principle input from high level
DIRECT SET-
RESET INPUT
DRIVING CURRENT 1
Input grounded.
DIRECT SET-
RESET INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
2
----4
3
3
Input at +5 volts
Connect standard clock pulse. Complementary
input open. Momentarily ground complementary
input and then open. Lower principle input from
high level.
Input grounded.
t
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
Does :lot apply
MINIMUM PULSE
WIDTH AND
HEIGHT (CLOCK
PULSE)
7
Connect circuit as at counter and apply the standard
clock pulse. First decrease the pulse width.
Return then to the standard clock pulse and then
decrease pulse height.
CIRCUIT TYPE: E-4
TEST NUMBER: 1
TEST TITLE: Direct Set-Reset Input Threshold
TEST CONDITIONS:
(1) +5 volts on pin (D), ground on pin (J)
(2) Pins (i), (2), (I0), and (ll) are open
SCHEMATIC:
TEST PROCEDURE:
I
L
M
H G F
E
D
C
N A B
0 + 5 volts
i. Connect variable supply voltage and digital voltmeter to pin (I) as shown
Adjust supply to +5 volts (DO NOT EXCEED +5 volts)
2. Momentarily ground pin (M)
3. Gradually lower supply voltage at pin (I) until voltage at pin (L) switches
to a low state (<0.4) volts. Record voltage at pin (I) (at time of change) as VTI.
4. This test may be repeated if necessary by momentarily grounding pin (M)
to set flip-flop.
5. Remove connection from pin (I) and ground pin (I).
6. Ground pin (M) through milliammeter as shown and record current as IDM.
V at pin (k) should be high.
CIRCUIT TYPE: .:__E.,-_.
TEST NUMBER • 2
i •
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ILl and ILM 0 - I00 _,a
COMMENTS :
CIRCUIT TYPE: E-_ .
TEST NUMBER: 2
TEST TITLE: Input Leakage Current at _ and SN
TEST CONDITIONS :
i. Apply +5.0 volts to pin (D) and ground to pin (J).
2. Pins (C), (B), (E) and (F) are open
SCHEMATIC: !
I.H
J
K
L
G F
E
A
D
C
B
0 +5.0 volts
TEST PROCEDURE:
i. Connect variable supply, _U_nmeter, And digital voltmeter to pin (I)
Adjust supply to +5.0 volts•
2. Record _Ammeter reading as ILI.
3. Remove connect from pin (I) and connect to pin (M).
4. Adjust supply voltage to +5.0 volts.
5. Record _Ammeter reading as ILM.
NOTE: Let device warm up for _30 seconds before reading current.
TEST NUMBER: 3
TEST PROCEDURE CONTINUED:
9. Adjust supply voltage at pin (F) to +5.0 volts [DO NOT EXCEED +5.0 volts]
i0. Ground pin (B) thru a milliammeter. Record milliammeter reading as IDB.
ii. Remove connection from p_m (B).
12. Gradually lower supply voltage at pin (F) until voltage at pin (L) switches
to a low state (<0.40 volts). Record voltage at pin (F)[at time change occurs]
as VTF. This test may be repeated if necessary by momentarily grounding pin (_)
to set the flip-flop.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VTF and VTB
IDB and IDF
1.O
.iO ma
0 - 2.0 volts
0 - 2.0 ma
COMMENTS :
CIRCUIT TYPE: _ E-4.
TEST NUMBER:
TEST TITLE: Clocked Set and Reset Input Threshold
TEST CONDITIONS:
i. Apply +5.O volts to pin (D) and ground to pin (J).
2. Pins (I) and (M) are open.
3. Apply a standard clock pulse to pins (E) and (C). Clock pulse
should be 5Ons in width, imc repetition rate, and 2.5 volts amplitude.
SCHEMATIC:"
TEST PROCEDURE:
_E-
I H G F
J E
K D
L C
M N A B
O +5.0 volts
.
2.
3.
4.
5.
6.
@
8.
Connect a digital voltmeter and variable supply as shown to pin (B).
Connect a Simpson meter to pin (K).
Adjust supply voltage to +5.0 (DO NOT EXCEED +5.0 volts)
Ground pin (F) thru a milliammeter. Record milliammeter reading as IDF.
Remove connection from pin (F).
Gradually lower supply voltage at pin (B) until voltage at pin (K) switches
to a low state (<.4 volts). Record voltage at pin (B)[at time of change] as VTB"
This test may be repeated if necessary by momentarily grounding pin (F) to
set flip-flop.
Remove connection from pin (B) and connect to pin (F).
Remove connection from pin (K) and connect to pin (L).
CIRCUIT TYPE : E-'4 •
i
TEST NUMBER:
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
Q(one) and Q(one) 3.5 volts 0 - 5.0 volts
COMMENTS :
CIRCUIT TYPE: E-4
TEST NUMBER: 4
TEST TITLE: Output One Voltage For _ and
TEST CONDITIONS:
i. Apply +5.0 volts to pin (D) and ground to pin (J).
2. Pins (B), (C), (E) and (F) are open
SC_qEMATIC:
..E"'--
--F
T
I H G F
J E
K D
L C
M N A B
O +5.0 volts
TEST PROCEDURE:
I. Ground pin (I)
2. Record voltage at pin (K) as Q (one)
3. Remove connection from pin (K) and connect to pin (L)
4. Remove ground from pin (I) and connect to pin(M)
5. Record voltage at pin (L) as _ (one)
CIRCUIT TYPE: E-4.
TEST NUMBER : 1
TEST PROCEDURE CONTINUED:
7. Remove connections from pins (L) and (M) and (I)
8. Connect variable supply and digital voltmeter to pin (M). Adjust supply
to +5 volts (DO NOT EXCEED +5 volts)
9. Momentarily ground pin (I)
lO. Gradually lower supply voltage at pin (M) until voltage at pin (K) switches
to a low state (<0.4) volts. Record voltage at pin (M)[at time of change] as VTM.
ll. This test may be repeated if necessary by momentarily grounding pin (I) to
set flip-flop.
12. Remove connection from pin (M) and ground pin (M).
13. Ground pin (I) through a milliammeter and record current as IDI.
Voltage at pin (K) should be_,ground.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VTI and VTM
iDM and IDI
1.6 volts
•80 ma
0.0 - 2.0 volts
0.0 - 1.5 ma
COMMENTS :
CIRCUIT TYPE: E.___.___
TESTTITLE: Drivin_ Current Loaded to Ground for Q and
TEST CONDITIONS:
1. Apply +5.0 volts to pin (D) and ground to pin (J).
2. Pins (B), (C), (E) and (F) are open.
TEST NUMBER:
SCHEMATIC:
I H G F
J E
1 °L C
M N A B
0 +5.0 volts
TEST PROCEDURE:
i. Connect decade resistance in series with milliammeter and connect to pin (K)
as shown.
2. Decade resistance should be adjusted to about 5K ohms.
3. Connect digital voltmeter to pin (K) and ground.
4. Ground pin (I).
5. Reduce the decade resistance until the voltage at pin (K) reads 3.0 volts.
Record current at pin (K) as IDK.
6. Remove connection from pin (K) and connect to pin (L).
7. Decade resistance should be readjusted to 5K ohms.
8. Remove ground from pin (I) and connect to pin (M).
9. Reduce resistance until voltmeter reads 3.0 volts.
Record current at pin (L) as IDL.
_EST PROCEDURE CONTINUED:
CIRCUIT TYPE: .'E--_ ..
TEST NUMBER: 5
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
IDL and IDK 6.0 ma
O- 45 ma
COMMENTS :
CIRCUIT TYPE: E-_ ,
TEST NUMBER: 6
TEST TITLE: Driving Current Loaded to Positive Supply for Q and
TEST CONDITIONS:
I. Apply +5.0 volts to pin (D) and ground to pin (J)
2. Pins (B), (C), (E) and (F) are open
SCHEMATIC:
i
I H
J
K
L C
A B
O +5.0 volts
TEST PROCEDURE:
1. Connect a decade resistance in series with a milliammeter and connect
them between pin (K) and pin (D) as shown.
2. Decade resistance should be set to about 2K ohms.
3. Connect digital voltmeter to pin (K).
4. Ground pin (M).
5. Reduce resistance until voltmeter reads 0.4 volts. Record current at pin (K) as IHK.
6. Remove connection from pin (K) and connect to pin (L).
7. Decade resistance should be readjusted to 2K ohms.
8. Remove ground from pin(M) and connect to pin (I).
9. Reduce resistance until voltmeter reads 0.4 volts. Record current at
pin (L) as IHL.
CIRCUIT TYPE: -E_-4
TEST NUMBER : 6
FEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
IHK and IHL 30 ma 0 - 45 ma
COMMENTS :
CIRCUIT TYPE: E--,4. -
TEST NUMBER: 7
TEST TITLE: Input Minimum Pulse Width and Height for Clock Pulse and Transient Parameters
TEST CONDITIONS:
I. Apply +5.0 volts to pin (D) and ground to pin (J).
2. Pins (M) and (I) are open.
3. Short together pins (B) and (L) and pins (F) and (K).
4. Apply clock pulse; 50nsec wide, 2.5 volt amplitude, _-_l mc repetition rate;
to pins (C) and (E).
SCHEMATIC:
TEST PROCEDURE:
I H G
J
K
L
M N A i
O +5.0 volts
] Cl.qnll_go.npe
t
1. Connect one channel of scope to pin (B) and the other side of the scope to
ground as shown. Connect the other channel of the scope between the pulse
generator and ground as shown.
2. Decrease amplitude of the clock pulse gradually until there is no waveform
at pin (B). Record the amplitude as _IN"
3. Adjust clock pulse to original condition (Test Condition #4).
4. Decrease pulse width until there is no waveform at pin (B).
Record pulse width as WMIN o
5- Adjust clock pulse to original condition (Test Condition #4).
6. Measure and Record "_8' _D' _R' TF on data Sheet B.
CIRCUITTYPE: E-4.
TESTNUMBER: 7
TEST PROCEDURE CONTINUED:
7. Remove scope connection from pin (B) and connect to pin (F).
8. Measure and Record "r S' _D' _rR' _F on data sheet C.
• .
4:
n
[
IPPROXLMATE READINGS AND LIMITS EXPECTED
PARAMETERS
AMIN
WMIN
_'CR and _@Q_D and"
"_S and __S
_F and _F
READINGS
1.0 ns
20 ns
15 ns
22 ns
17 ns
20 ns
LIMITS DURING TEST
0 - 2.5 volts
0 - 50 ns
0 - 50 ns
0 - 50 ns
0 - 50 ns
0 - 50 ns
CO_iENTS :. /i
CIRCUIT TYPE: E-4
TEST NUMBER: 9
TEST PROCEDURE CONTINUED:
6. Remove ground from pin (K) and connect to pin (L).
7. Record waveform appearing on the scope and calculate _L"
APPROXIMATE READINGS AND LIMITS EXPECTED
11
PARAMETERS READINGS
_K and TL .Snsec
COMMENTS :
LIMITS ,,._r _
0 -- 3nsec
If the straight line portion of curve is hard to detect, take
one lifetime with a iOO _ resistor in series with the diode being measure.
Indicate this fact on the curve.
CIRCUITTYPE: H-4 , _
p
TEST NUMBER : 8
TEST TITLE: Leakage Current Measurement
TEST CONDITIONS:
I. Pins (B), (C), (D), (E), (F) are open.
SCHEF_TIC :
!I
K
H
L
M N
G F
E
D
C
A B
TEST PROCEDURE:
1. Connect +5.0 volts to pin (K) wi%h a digital voltmeter On pin (K)
2. Ground pin (J) through a/6cammeter
3. Record /6_ammeter reading as LLK.
4. Remove connections from pin (K) and connect to pin (L).
5. Adjust variable supply to +5.0 volts and record the/_c.ammeter reading as ILL.
CIRCUIT TYPE: E-4
TEST NUMBER : 8
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
ILL and ILK
"11
READINGS
0 - 20 _a
-W
LIMITS DURING TEST
0 - lO0 Ba
COMMENTS :
CIRCUITTYPE: H-4
TESTNUMBER: 9
TESTTITLE: Minority Carrier Lifetime of the Isolation Diode
TESTCONDITIONS:
1. Pins (B), (C), (D), (E), and (F) are open.
SCHEMATIC: I OscillOsc°pe H_
_ K
L
M N
x&y Recorder
G F
E
D
C
A B
TEST PROCEDURE:
1. Connect the isolation diode into the test jig so that the forward voltage
will be from pin (J) to pin (K). Pin (K) is cathode.
2. Connect pulse generator and oscilloscope to test jig and the x-y Recorder to
the scope.
3- Adjust the pulse generator so that the pulse amplitude will give IF = 0.3 ma,
the pulse width is_200nsec and the repetition rate _l mc.
4. Record the waveform appearing on the scope and from this calculate mK"
TESTPLAN E--5
TEST CONDITIONS :
i. Temperature 25 C
2. VD = +5 volts
3. Vj = ground
4. Pin (H) and pin (N) always open.
TESTS :
i. V and V
min one max zero"
2. Drive Current Requirement.
3. Leakage Current.
4. Drive Current Capability.
5. Leakage Current.
6. Rise, Fall, Storage, and Delay Times.
7. Isolation diode Minority Carrier Lifetime.
8. Forward Voltage of the Isolation Diode.
CHARACTERIZATION PLAN (GATES)
CIRCUIT TYPE: E-5
_,-_ : t ,n ,t i , ,
BASiC CONDITIONS i! NOTES
I Temperature = 25 C Output logic levels for functionally
I VD = +5 volts static tests are
i Vj = ground Vma x zero =1.2 volts
! Pin (H) and Pin (N) always open !I Vmi n one =2.0 volts
& • |b , ,,,L ,
!
; iAPP.
i PARAMETER _TEST
p
v
V
min one
V
max zero
Drive
Current
Requirement
Leakage
Current
l.
.i
i.
2.
3.
COhDITIONS
Two resistive load conditions from Pin (K) to I
Pin (D) RL = 5.63 K; RL = 0.803 K. Connect to Pin
(E), leave other inputs open. Same for other gate.
Load Pin (L) and connect to Pin (M) leaving other
inputs Open.
: u | nl u | _.
' TWO resistive load conditions from Pin (K) to
Pin (D) RL = 5.63 K; RL = 0.803 K. Connect to Pin
(E) leaving other inputs open. Same for other gate
Load Pin (L) and connect to Pin (M) leaving other
inputs open.
Connect to (E) leave other inputs open.
Measure current from Pin (E) to ground. Same for
iother gate. Connect Pin (M) leaving other inputs
open. Measure current at Pin (M) to ground.
Apply consecutively to Pins (E), (F), (G),
(I), +5 volts grounding all other input pins.
Same for the other gate. Connect consecutively
_Pins (M), (A), (B), (C) to +5 volts, while other
iinputs are grounded.
Drive
Current
Capability
Leakage
Current
_4.
5
! •
+2.0 volts on all inputs. Variable RL on the
_output. Lower R L from 5.63 K until VA = 0.50.
Read current at both gate outputs.
Inputs grounded. VK = +3 volts. Measure j
ILK. Repeat for other gate. VL = +3 volts and
measure the current out of Pin (L).
_i
-q,
<" 2
Rise, Fall,
Storage, and
Delay Times
i Load from Pin (K) to Pin (D) with RL = 5.6 K. !
, ,6 !Use pulse generator directly at Pin (E). Pins (F),;
' I(G) Repeat
, and (I) are not connected, for second
i igate. Load Pin (L) to Pin (D) and use pulse i
!generator directly at Pin (M). i
,. i_ n i |L • l,t i i
CIRCUIT TYPE: E-5 .
PARAMETER
Isolation diode
Minority Carrier
Lifetime
APP.TEST
7..
|
CONDITIONS
m n
Use standard .open-circuit decay technique.
Pins (K) and (J) connected. Pin (J) is the anode.
Repeat for second gate Pin (L) and (J) are connected
into the circuit.
Forward Voltage of
the insolation
diode
.
Apply 0.5 ma to Pins (J) and (K) with Pin (J) being
positive. Measure voltage across diode. Repeat
for Pins (J) and (L) with Pin (J) being positive.
O
I--4
U
o
{
I
! I I I
ENGINEER'/_ , DATE , 10/1/64 .......• ,,
REVISIONS:
\
%
: I I
CIRCUIT TYPE : E-5
TEST NUMBER : i
TEST TITLE :
TEST CONDITIONS :
i.
2.
Q
Input Voltase Levels
Apply +5 volts to Pin (D) and ground to Pin (J).
Connect a positive voltage supply to Pin (E). Pins (F), (G), (I), (H),
(N), (A), (B), (C)are open.
Connect RL (value given in procedures) between Pin (K) and (D).
SCHEMATIC:
Note :
_L
I H G F
J E
K D
L C
M N A B
This schematic applies only to the first part of the test.
+
I VC C
)
TEST PROCEDURE:
I. R L = 5.63 K-ohms (decade resistance).
2 Starting at V. = +5 volts, Lower VX until VA, Pin (K), rises to 1.2 volts.
Record value of V X as VMIN ONE K on data Sh-_et A.
3. Continue to lower V X until VA, Pin (K), rises to 2.0 volts. Record value
of VX as VMAX ZEKOK on data _Neet A.
4. Change RL to 803 ohms and repeat Steps 2 and 3 recording VMI N ONE K and
VMA X ZERO K on data Sheet A.
CIRCUIT TYPE: E-5
TEST NUMBER: 1
TEST PROCEDURE CONTINUED:
5. Change RL to 5.63 K-ohms.
6. Re=hove connection at Pin (K)and connect to Pin (L).
7. Remove connection at Pin (E) and connect to Pin (M).
8. Proceed as in Steps 2, 3, and 4 recording VMI N ONEL and VMAX ZeroL on Data Sheet B.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS !! READ INGS II LIMITS DURING TEST
VMI N ONE
VMAX ZERO
2.0 volts
1.2 volts
0 - 5 volts
0 - 5 volts
COMMENTS :
CIRCUITTYPE: E-5
TESTNUMBER: 2 |,
TEST TITLE: Input Driving Current
TEST CONDITIONS :
i. Apply +5.0 volts to Pin (D) and ground to Pin (J).
2. Pins (F), (G), (I), (K), (L), (A), (B), (C), (H), and (M) are open.
SCHEMATIC:
i
I H G F
J E
K D
L C
M N A B
Note: This schematic does not apply to second part of test.
TEST PROCEDURE:
>
+Vcc
lo
.
Connect a milliammeter to Pin (E) and groun_ All other input pins left open.
Record the current through the meter as IDE.
Remove the connection from Pin (E) and connect to Pin (M). Record the
current through the meter as IDM. Be sure all inputs not being used are
CIRCUIT TYPE: E-5.
TEST NUMBER: 2
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
IDE and IDM
READINGS ii
0.Sma
LIMITS DURING TEST
0 - 1.5ma
COMMENTS :
Use digital voltmeter to make sure you have accurately set the supply
voltage at 5.0 +.005 volts.
CIRCUITTYPE: _-L
TESTNUMBER: 3
TESTTITLE: Input LeakageCurrent
TESTCONDITIONS:
i. Apply +5 volts to Pin (D) and ground to Pin (J).
2. Pins (K) and (L) are open.
SCHEMATIC: T
G
--_ I H F_
M N A B
1
Note: This schematic applies only to the first part of the test.
TEST PROCEDURE:
+ VCC
i. Connect a variable voltage supply and ammeter in series and connect them
between Pin (E) and ground as shown. Ground all other inputs.
2. Connect a voltmeter to Pin (E) also as shown.
3. Adjust voltage supply to +5.0 volts.
4. Record IX as ILE.
5. Remove connection on Pin (E) and connect consecutively to Pins (F), (G), (I),
(M), (A), (B), and (C). Record Ix as ILF, IFG, ILl, IIM, ILA, ILB, and ILC
respectively. Be sure all input_ which are not being tested are grounded.
CIRCUITTYPE : E-5
TEST NUMBER : 3
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ILE, ILF, ILG, ILl
ILM, ILA, ILB, ILC
30_,a 0 - 500/_a
COMMENTS :
CIRCUIT TYPE : E-5
TEST NUMBER : 4
TEST TITLE: Output Drivin$ Current
TEST CONDITIONS :
i. Apply +5 volts to Pin (D) and ground to Pin (J).
2. Apply +Z,0volts to Pins (E), (F), (G), (I), (M), (A), (B), and (C).
3. Pins (N) and (H) are open.
SCHEMATIC :
I
TEST PROCEDURE:
I I
I H G
J
K
L
M N A
1
F
E
C
B
RL
+ VCC
)
i. Connect a load R L = 5.63 K-ohms in series with an ammeter and connect between
Pins (K) and (D) as shown.
2. Record ID as IDK when VA = 0.50.
3. Remove connection from Pin (K) and connect to Pin (L) and return RL to its
original value of 5.63 K-ohms.
4. Repeat Step3 recording L, as
u IDL"
CIRCUITTYPE : E-5
TEST NUMBER: 4
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
IDK and IDL
READINGS
35 ma
LIMITS DURING TEST
0 - 45ma
COMMENTS :
CIRCUITTYPE: i_-5
TESTNUMBER: 5
TESTTITLE:
TESTCONDITIONS:
0utDut LeakageCurrent
i. Apply +5 volts to Pin (D) and ground to Pin (J).
2. Apply ground to Pins (E), (F), (G), (I), (M), (A), (B), and (C).
3. Pins (H) and (N) are open.
SCHEMATIC:
_L
I
J
K
L
MF
H G
N A
±
I +Vcc
TEST PROCEDURE :
i. Connect a variable power in series with an ammeter and connect between
ground and Pin (K) as shown.
2. Connect a voltmeter between ground and Pin (K) as shown.
3. Adjust the supply voltage to +3.0 volts and read IA.
4. Record IA as ILK.
5. Remove connections at Pin (K) and connect to Pin (L).
6. Adjust supply voltage to +3.0 volts and read IA.
7. Record IA as ILL.
CIRCUIT TYPE : E-5
TEST NUMBER : 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ILK and ILL 6 ma 0 - 45ma
COMMENTS :
CIRCUITTYPE: _-5
TESTNUMBER:
TESTTITLE: Transient Parameters
TESTCONDITIONS:
I. Apply +5 volts to Pin (D) and ground to Pin (J).
2. Pins (F), (G), (I), (A), (B), (C), (H), and (N) are open.
SCHEMATIC:
TRiG _-
A _-
B
SAMPLING
OSCILLOSCOPE
L I H G F
J E
K D
L C
M N A B
5.6 K
m
+
VCC
TEST PROCEDURE:
i. Connect pulse generator and oscilloscope as shown.
2. Adjust pulse generator to a 2-volt amplitude and a pulse width of i00 ns.
3. Record _SK, _DK, _RK, TFK for the output and _RE and _FE for the input signal.
4. Remove connections from Pin (K) and connect to Pin (L).
5. Remove connections from Pin (E) and connect to Pin [M).
6. Record _SL' _DL' _RL' _FL for the output and TRM anil TFM for the input signal.
CIRCUIT TYPE: E-5 _.
TEST NUMBER: 6
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
f TS
_D
Output _ _R
i
Input TF
i00 ns
15 ns
15 ns
i00 ns
8 ns
8 ns
20 - 200 ns
I0 - 50 ns
I0 - 50 ns
20 - 200 ns
0 - I0 ns
0 - i0 ns
COMMENTS :
CIRCUIT TYPE: E-5
TEST NUMBER: 7
TEST TITLE: Isolation Diode Minority Carrier Lifetime
TEST CONDITIONS :
I. Pins (A), (B), (C), (D) (E), (F), (G), (H), (I), (M), and (N) are open.
SCHEMATIC :
P.G.
T
e_ | _ OSCILLO_ RECORDER
I H G F
K D
-- L C
m
M N A B
TEST PROCEDURE :
I. Adjust pulse generator for IF = 0.5 ma.
2. Record output waveform on X-Y recorder and calculate 7K"
3. Remove connection from Pin (K) and correct to Pin (L).
4. Perform Steps i and 2 and record an X-Y record and calculate 7L.
CIRCUIT TYPE : _ E-5
TEST NUMBER:
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
_K and T L
READINGS
COMMENTS :
1 ns
LIMITS DURING TEST
0 - i0 ns
CIRCUIT TYPE: .E-5..
TEST NUMBER : 8
TEST TITLE : Forward Voltage of the Isolation Diode
TEST CONDITIONS:
I. All pins open except Pins (J), (L), and (K).
SCHEMATIC:
I H G F
J E
K D
L C
M N A B
TEST PROCEDURE:
lo
With variable supply initially at zero volts increase voltage until IB = 0.5 ma.
Record VF at this current as VK.
2. Remove ground from Pin (K) and connect to Pin (L).
3. Repeat Step i recording V F as VL.
CIRCUIT TYPE: E--5
ii
TEST NUMBER: 8
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
l
PARA_-_TERS [[ ......... T "itIkATrlP O 1"tT TO T _ fT'_ _ _r_JJ .i.,-_ 3..i. o J_iJ L_..i. L'R.: .L &.,t.S .L
VK and V L
0.4 volt 0 - 1.0 volt
COMMENTS :
TEST PLAN F-1.
3
7
TEST CONDITIONS:
i. Temperature 25 C
2. Vcc = V3 = 4.5
3. V 7 = ground.
TESTS:
I. V
mln one
2. V
max zero
3. Drive Current Requirement
4. Leakage Current
5. Drive Current Capability, V(SAT )
6. Leakage Current
7_ Rise, Fall, Storage, and Delay Times
8. Pull-down Resistor
9. Transistor Characteristics
i0. Forward voltage of isolation junction
ii. Isolation Diode Minority-Carrier Lifetime
CHARACTERIZATIONPLAN (GATES)
CIRCUIT TYPE: P-i
il
' BASIC CONDITIONS
Temperature = 25 C
Vcc = V3 = 4.5
V 7 = ground
ii ii
NOTES
i i
Output logic levels for functionally
static tests are
V - 0.400 •
max zero
V -2.2
min one
i
, L
i
i
>._:
PARAMETER
V
min one
V
max zero
Drive
Current
Requirement
Leakage
Current
Drive
Current
Capability
Leakage
Current
i-2
!' Zr
t
Rise, Fall,
Storage, and
Delay Times
APP.
TEST
i
4
6
7
, |
i
CONDITIONS
__ L,
Check in both a loaded and no lo_Jd condition.
RL = 20 K for a fan-out of i aad _ = 4 K
for a fan-out of 5.
i i i
Loaded to ground for a fan-out of I and 5
(RL = 20 K and 4 K), and no load operating
voltages are connected.
resp_:ctively to pins (I_; ) 4), (5)
(10) while the other pins ;'-',_ 5._: ,o:lts
on them.
Connect -6 volts to pin LT) a _:- gr ,:nd 7in (8 1
through a _ammeter. Connect resp_:tively
pins (I), (2), (6), (4), (5) and (lO) to
the +6 volts. ........j
Use VIN = 2.2 volts on all 6 inputs simultanecusi/i
= !
Vary RL, from pin (8) to ground, until VOU T
.400 volt • Repeat with inputs open.
Open pin (3). VIN = 0.40 volt on all 6 inputs
simultaneously. Apply 2.2 volts at pin (R) to
giound. Measure currents into pin (8). Repeat
with _nnuts _rounded .....
No load. Use a single input.
CIRCUIT TYPE" F-I
!
!
o
PARAMETER
i
Pull-down Resistor
Transistor
CharaCteristics
i
Forward Voltage
of isolation
junc tio n
V(SAT) .
Isolation Diode
Minor ity-Carr ier
Lifetime
APP.
TEST
8
I0
.I
5
I
• °
ii
CONDITIONS
ii
Measure R .between pin (3) and (8). All ?ther
'terminals open. Positive voltage on pin (3).
i I
Using transist0_' ¢ur_e tracer, determine DC "of
each trans!sto__ at _C'!I- _.0 .oi_..nd .2 ma _
ii
| | In
A_ply I = 0.5 ma between pins (3) and (7 j with
(_) negative. All other pins open. Measure
output voltage.
Apply 3.0 vol_s on each input simultaneously with
VCC applied• Measure output voltage.
Standard open-circuit decay technique at IF - 0.5 ma
between pins (3) and (7). pin (7) positive.
I I I I
<:
I I
ENGINEEE_
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z z's =Pllli
Test 6 Deleted Due to Measucement DiffIGultles
• °
o
CIRCUIT TYPE : t::-i
TEST NUMBER : i
TEST TITI,£ : Input VoltaKe Levels (V_: one)
Lll,I.L_
TEST CONDITIONS:
I. Apply +4.5 volts to pin (3) and ground pin (7)
2. Connect, as shown, a variable resistor, RL, and a Voltmeter from pin (8) to ground.
SCHEMATIC:
TEST PROCEDURE:
I.
2.
.
4.
+4.5 v
I
i
Z<>
i
(5) (I0)
(4) (9)
(3) (_)
(2) (7)
(1) (6)
D
Connect a variable voltage supply and digital voltmeter to pin (I) as shown.
Starting at VX = 0 and RL = 20 K increase VX until VA = 0.40 volt .
Record value of VX as V tl).
,. one
Repeat Step No. 2 with RL = 4 K.
Remove connections from pin (I) and connect consecutively to pin (2), (4). After
each new connection repeat step no. 2 and 3 and record VX as Von e (2), Vone (4),
respectively.
I
CIRCUIT TYPE" F-1
i •
TEST NUMBER:
_ST PROCEDURE CONTINUED:
5. Remove the load resistor, RL, and adjust Vx - 0 volt .
6. Increase VX until VA ffi0.40 volt and record VX as Yon e
three inputs (i, 2, 4).
for each of the
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
V one(l) [(2),(4),(51, _2.2 volts(6) and (10)i
[allcase 
LIMITS DURING TEST
0 - 5 volts
COMMENTS:
, V (6)and/v_,asurement of Vone (5) one ¥one (lO) deleted
CIRCUIT TYPE: F-I
TEST NUMBER: 2
i
TEST TITLE: Input Voltage Levels (VmaxZero)
TEST CONDITIONS:
I. Apply 4.5 volts to pin (3) and ground to pin (7).
2. Connect a voltmeter from pin (8) to ground.
3. Pin (9) always open.
SCHEMATIC:
TEST PROCEDURE:
m
m
(5) (lO)
(4) (9)
(3) (8)
(2) (7)
(i) (6)
I
-
I. Connect a variable voltage supply and a voltmeter from pin (I) to ground as shown.
2. Starting at VX = 0 volt increase VX until VA decreases to 2.2 volts.
Record VX at this point as Vzer_l).
3. Remove connection from pin (i) connect consecutively to pins (2) and (4)
repeating step no. 2 after making each new connection. Record VX as Vzcr_2),
Vzer_4), respectively.
4. Connect a variable resistor, RL, from pin (8) to ground.
5. Starting at VX = 0 and RL - 20 K increase Vx until VA - 2.2 volts.
Record value of Vx as Vzero(1) at _ - 20 K for inputs (I), (2) and (4)._
CIRCUIT TYPE: F-1
TEST NUMBER: 2
TEST PROCEDURE CONTINUED:
1 Reset V X to zero volt and RL to 4 K. Increase V X until VA = 2.2 volts.
Record value of V X as Vzero(1) at P_ = 4 K for inputs (i), (2) and (4).
. Reset VX to zero volts and RL to 5.65 K. Increase VX until VA = 2.2 volts.
Record value of VX as Vzero(1) at RL = 5.65 K for inputs (i), (2) and (4).
APPROXIMATE READINGS AND LIMITS EXPECTED
.. |l
PARAMETERS READINGS LIMITS DURING TEST
0.40 volt 0.0 - 2.0 volts
one
COMMENTS :
5.65K Test Conditions Deleted
CIRCUIT TYPE: F-_ _
TEST NUMBER: 3
TEST TITLE: Inpu t Drivin_ Current Requirement
TEST CONDITIONS:
i. Apply +4.5 volts to pin (3) and ground to pin (7)
2. Pins (A) and (9) are open.
+3.5 v
SCHEMATIC :
TEST PROCEDURE:
+4.5 v
t
r
-- (5)
-- (4)
_- (3)
-- (2)
, L(I)
(lO)
(9)
(_)
(7) .__(6) ,
i. Connect an ammeter, digital voltmeter, and variable voltage supply to pin (i) as show:
2. Connect all remaining inputs to +3.5 volts.
3. Set VX at 2.2 volts and record IX as IDI.
4. Remove connection from pin and connect consecutively to pins (2) and (4)
making sure the remaining inputs are connected to 3.5 volts. Record IX as
ID2 , ID4 , respectively.
CIRCUIT TYPE: F-!
TEST PROCEDURE CONTINUED:
TEST NUMBER: 3
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
_0.i ma
LIMITS DURII_ TEST
0 - 2.0ma
COMMENTS:
TEST NUMBER: 4
I
TEST TITLE: Input Leakage Current
TEST CONDITIONS:
i. Apply -6 volts to pin (7).
2. Ground pin (8) through a/_anuneter.
SCHEMATIC:
-6 volts
i
(5) (lO)
l(4) (9)
(8)
(2) (7)
().), (6)
TEST PROCEDURE :
i. Connect pin (_-) to the -6 volts. Read I L and correct the -6 volts so there
will be 6 volts from pin (8) to pin (2). Record IL as IL2.
2. Read IL as soon as first correction has been made for the voltage drop over IL.
Record this value as IC(2) instant.
3. Two minutes after taking first reading correct voltage on pine (2) and (7) and
record I L as Ic(2) 2 minutes.
4. Leave at devices in this test condition for from 6 to 15 hours. Correct the
voltage at pins (2) and (7) at the end of this period and record I L as lC(2)
6 - 15 hours.
CIRCUIT TYPE: F-X-
im i
TEST NUMBER: 4
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
ILl (2,4) -_ 0.5/_A
0 - Ima
COMMENTS:
The strange procedure which was used for this test results from the fact
that meter readings were unstable during the first two measurements but had apparently
stabilized by the time of the third measurement.
CIRCUIT TWE: F-1
TEST NUMBER: 5
TEST TITLE: Output Driving Current Capability
i i
TEST CONDITIONS:
1. Apply +4.5 volts to pin (3) and ground to pin (7),
2. Connect +0.500 volt on all inputs.
3. Pin (9) always open.
SCHEMATIC:
+4.5 v
L
-- (5)
-- (4)
_- (3)
-- (2)
-- (1)
i
(IO)
(9)
(s)
(7)
_L
m
m
TEST PROCEDURE:
i. Starting wlch RL = 6 k, lower RL until VA = 2.2 volts.
Record IA as IDD.
2. Remove connections from all input pins, leaving these pins open.
3. Adjust% untilvA - 5.2volts.RecordIA as%O'
4. Remove RL and I A from circuit, leaving VA connected Co pin (8).
5. Connect 3.0 volts to all input pins. Record VA as V(SAT ).
/
CIRCUIT TYPE: F-1
TEST NUMBER: 5
i •
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PAR_A_M_TERS ]] READINGS
I!
IDD .6 ma
IDO i ma
V(SAT ) .i volt
LIMITS DURING TEST
0- 5 ma
0-5ma
0 - 3 volts
COMMENTS :
C IRL_IT TYPE: F-I
TEST NUMBER: 6
TEST TITLE: Output Leakage Current
TEST CONDITIONS:
i. Apply 0.40 volt to all input pins as shown.
2. Connect a variable voltage supply, microammeter, and voltmeter to pin (8) as shown.
3. Ground pin 7
SCHEMATIC:
TEST PROCEDURE:
i.
-- (5)
-- (4)
(3)
--(2)
(IO)
(9)
0.40
(R)
(7) -3_
1,
(6), ---_.
m
Set the voltage at pin (8) at 2.2 volts, making the correction for the voltage
drop over the microammeter.
2. Record I A as ILD.
3. Remove voltage from pins (i), (2), (4) (5), (6) and (i0) and ground them-thru ammete:
4. Set voltage at pin (8) at 2.2 volts to ground, making sure a correction has been
made for the voltage drop across the microammeter.
5. Record IA as ILG.
CIRCUIT TYPE: F-1
TEST NUMBER: 6
TEST PROCEDURE CONTINUED:
Ann.AVV_A_= n=^nT_re AND LTMTTe VYPR_TED
PARAMETERS READINGS
ILD and ILG .5/_a
LIMITS DURING TEST
0- Ima
COMMENTS :
Test Deleted-due to Measuremen% Difficulties
CIRCUIT TYPE: .F-1
TEST NUMBER:
TEST TITLE: Transient Parameters
TEST CONDITIONS:
i.
2.
3.
4.
Use special high frequency connector.
Connect +4.5 volts to pin (3) and ground to pin (7).
Pins (i), (4), (5), (6), (9) and (I0) are open.
Connect pulse generator as shown to pin (2). Pulse amplitude positive 2.5 volts;
pulse width i00 ns. Pulse rep rate lookc,
SCHEMATIC:
4.5 v (s)
(4)
(3)
(2)
(I)
, j
(io)
(9)
(8)
(7)
Oscilloscope]
m
TEST PROCEDURE:
i. Record _S' _D' _R and _F for the circuit _nd _R and _F for the pulse generator.
CIRCUIT TYPE: F-1
TEST PROCEDURE CONTINUED:
TEST NUMBER: 7
^DDDnYTMA_ _I_AI_IT_ AND T.TM]'TS EXPECTED
PARAMETERS
"rD
CKT _R
mF
P .G. _F
READINGS
I00 ns
75 ns
115 ns
I000 ns
8 ns
4 ns
LIMITS DURING TEST
0 - 2 U sec (all)
COMMENTS :
CIRCUIT TYPE : F-I
TEST NUMBER:
TEST TITLE:
TEST CONDITIONS :
Pull-down Resistor
i. All pins except (8) and (3) are open.
2. Resistance bridge connected between pins (8) and (3); positive voltage on pin (3).
SCHEMATIC:
(5) (101
(4) (9)
(3) (B)
(2) (7)
(i) (6)
_Resistance
Bridge
TEST PROCEDURE:
i. Record resistance as RD.
CIRCUIT TYPE: F-I ,
TEST NUMBER: 8
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
RD 4k
LIMITS DURING TEST
0-6k
COMMENTS :
CIRCUIT TYPE: .--i
TEST NUMBER: a
TEST TITLE: Transistor Characteristics
TEST CONDITIONS:
i. Pins (3), (5), (6), (9), and (i0) are open.
2. Connect curve tracer as shown.
SCHEMATIC:
5 i0
4 9
3 8
2 7
I 6
- Collect
• Emitter
TEST PROCEDURE:
i. Adjust settings to npn, Vc sweep 0 - 4.5 volts _ 0.02 ma/step, 4 steps,
R _200 ohms.
c
2. Record Ic at IL = 0.06 ma and Vc = 2.0 volts as It(1).
3. Remove connection from pin (i) and connect respectively to pins (2) and (4).
Record Io__ _0.06 ma and VC = 2.0 volt as Ic(2) and IC(4)"
4. Calculate and Record __b"
CIRCUIT TYPE: F-1
i
TEST NUMBER : a
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
mc(1)
_c(2)
Ic(3)
READINGS LIMITS DURING TEST
5 ma
5 ma
5 ma
0.2 to 15 ma
0.2 to 15 ma
0.2 to 15 ma
COMMENTS:
CIRCUIT TYPE : P-i
TEST NUMBER : _._
TEST TITLE: Isolation-Junction Forward Voltage
TEST CONDITIONS:
i. All pins open except (7) and (3).
2. Connect biasing network to pins (3) and (7) as shown.
SCHEMATIC:
-- 2
I
k
10
9
8
7
6
TEST PROCEDURE:
i. With variable supply initially at zero volts increase the voltage until
IB - 0.5 ma. Record Vp at this current.
CIRCUIT TYPE : _ P--'I•
TEST NUMBER : i0
H
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
vF .6 volt 0 - I volt
COMMENTS :
CIRCUIT TYPE : F-1
TEST NUMBER: ] ] --
TEST TITLE: Isolation-Diode Lifetime
TEST CONDITIONS:
i. Use special lifetime jig.
2. All pins open except pins (3) and (7).
3. Connect standard open-circuit voltage decay equipment to pins (7) and (3).
Pin (3) is cathode.
SCHEMATIC:
5 I0
4 '9
3 8
2 7
L 6
Oscilloscope _X-Y recorder
TEST PROCEDURE:
I. Adjust pulse-generator for _ = 0.5 ma
2. Record the output waveform on X-Y recorder.
3. Calculate _t/15v and record.
4. Calculate "_and record.
CIRCUIT TYPE: ._, F-I
TEST NUMBER:
II
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
" [[ LIMITS DURING TEST
PARAMETERS READINGS II _
2 rl.sec 0- i0 nsec
COMMENTS :
TEST PLAN F-2
TEST CONDITIONS:
I. Temperature 25 C
2. VCC = V 3 = 4.5 volts
3. Ground pin (7)
TESTS:
I. Direct set-reset input threshold and direct set-reset input driving current.
Direct set-reset input leakage current.
2. Clocked set-reset input threshold and clocked set-reset input driving current.
3. Clocked set-reset input leakage current.
4. Minimum pulse width an_ height (clock pulse); rise, fall, storage, and
delay times for Q and Q.
5. Output one voltage for Q and Q.
6. Driving current loaded to ground for Q and Q.
7. Resistance between pins (3) and (I0) and pins (3) and (6).
CHARACTERIZATIONPLAN(FLIP-FLOPS)
CIRCUITTYPE F-2
BASICCONDITIONS
VCC= V3 = 4.5 volts
Ground pin (7)
Temperature 25 C
NOTES
, |
STANDARD CLOCK PULSE: WIDTH, 500 ns ;
REP. RATE, I00 kc ; AMPLITUDE, 2.0 volt)
The logic levels for this device are
V one = 2.2 volts; V zero = 0.40
min max
PARAMETER
DIRECT SET-
RESET INPUT
THRESHOLD
CONDITIONS
Increase the preset voltage until Q changes state
(from high to low voltage).
DIRECT SET-
RESET INPUT
DRIVING CURRENT
, , , ,,
Read the current in when the voltage or the
preset equals 2.2 volts
H
U_
DIRECT SET-
RESET INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
2
| , , , , ,,,|
1 Read the current into the preset pin when that
pin is ground.
With a standard clock pulse applied to pin (4),
momentarily ground complementary input and then
lower primary input until output voltage level
changes.
Input grounded.
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
MINIMUM PULSE
WIDTH AND
HEIGHT (CLOCK
PULSE)
4
Input in at a high level of voltage.
Use the standard clock pulse.
Connect device as a counter.
CIRCUITTYPE. F-2
o
PARAMETERS
_z
f_
OUTPUTONE
VOLTAGE FOR
5
DRIVING CURRENT
LOADED TO GROUND 6
FOR
t
DRIVING CURRENT
LOADED TO + SUPPLY
FOR
Q AND
RISE, FALL,
STORAGE, AND
DELAY TIMES
FOR
QAXo 
i i
Resistance between
pins (3) and (i0)
pins (3) and (6)
4
7
| ,i i fill
CO ND IT I0 NS
i |
Use a standard clock pulse and ground inputs one
at time.
The outputs will have a high voltage On them.
Output is in high state.
Does no_ apply.
, i
| illl,wl i
Use the standard clock pulseand connect the
device as a counter.
Pin (3) positive.
o
z
I
ENGINEER:
i
/
DATE:
TEST I_BER: 1
TEST TITLE: Direct Set Input Threshold and Current Levels
TEST CONDITIONS:
l. Apply 4.5 volts through a mlcroammeter to pin (3).
2. Ground pin (2).
3. Place a voltmeter between pin (6) end ground.
SCHEMATIC:
TEST PROCEDURE's'-
4.5 volts
<
-J -- - _ (4)
/
: (3)
___(2)
_ (l)
(lo)
(9)
(8)
(7) [(6)
m
1. Read I L and record as IL2.
2. Remove the mfcroammeter and connect 4.5 volts directly to pin (3).
3. Connect pulse generator set for a standard pulse to pin (4).
4. Remove ground from pin (2) and then a digital voltmeter, mllliammeter, and power
supply to pin (2) as shown by dotted connection line.
Ground pin (7) and place +2.2 volts on pin (5).
With Vx = 0, ground momentarily pin (1), then remove.
Increase VX until VA changes to a low state (_ 0.4 volt).
Record Vx at point of change as VZ.
8. Adjust Vx = 2.2 volts and record IX as ID2.
.
5.
7.
CIRCUIT TYPE: F-2
I i
TEST NUMBER: 1
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
IL2
CO_4ENTS :
I ma
O.Ima
2.2 volts
i
LIMITS DURING TEST
0-2ma
0- Ima
0 - 4 volts
CIRCUIT TYPE:
TEST NUMBER: 2
TEST TITLE: Clocked Set-Reset Input Thresholds and Driving Current
m i i| i . i • m is i i i i
TEST CONDITIONS:
1. Apply 4.5 volts to pin (3) and ground to pin (7).
2. Apply a standard clock pulse (See first page of characterisation plan) to pin (4).
3. Pins (2), (8), (9), and (10) are open.
4. Connect a voltmeter from pin (6) to ground.
SCHEMATIC:
mm
TEST PROCEDURE:
4.5 volts
(
¢
(4)(31
(2)
!l)
,i II
(lO1
(9)
(Ri
(7) '
(6)
mi
1. Momentarily ground pin (1). Disconnect pulse generator. Connect the digital
voltmeter and a voltage supply to pin (11. AdJust'Vx _3.0 v.
2, Momentarily ground pin (5) through a milliammeter, Record the current reading
as ZDS, Connect pulse generator.
o
o
5,
Make sure VA is low (below 1 volCl, and pin (5) has 2.2 volts on it, and then decrease
Vx until VA_ 2.2 volts. Record value of VX as VI.
Step No. 3 may be repeated by setting VX_3.0 volts and wmentarily grounding
pin (5) and then repeat step No. 3.
Remove the connection from pin (I) and connect to pin (5). Adjust VX_3.0 volts.
Remove connection from pin (6) and connect to pin (I0).
i
CIRCUIT TYPE: - F-2
i i J
TEST NUMBER: 2
TEST PROCEDURE CONTINUED:
6. Momentarily ground pin (5). Disconnect pulse generator. Momentarily ground
pin (1) through a milltammeter. Record the current reading as ID1.
Connect pulse generator.
7. Make sure VA is low (_ 1.0 volts) and then decrease VX until VA _- 2.2 volts.
Record value of VX as V5. This requires placing 2,2 volts on pin 1,
8. Step No. 3 may be repeated by setting VX _ 3.0 volts and momentarily grounding
pin (1) and then repeating step No. 3.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
i ill
V1 and V5
II_ and ID5
"_ 1.0 volt 0 - 3.0 volts
0 - 5 ma
COMMENTS :
CIRCUIT TYPE: P-2
TEST NUMBER: 3
mmmmmmam_lm
TEST TITLE: Clocked Set-Reset Input Leakage Current
TEST CONDITIONS:
!. Apply 4.5 volts to pin (3) and ground to pin (7)
2. Connect a pulse generator to pin (4)
3. Connect a voltmeter between pin (6) and ground.
4.5 volts
SCHEMATIC:
(2)
(1)
(,)
i
ii
(10 
(9)[
(8) |
(e)
±
g
m
(,)
m
TEST PROCEDURE:
1, Connect a digital voltmeter, voltage supply and microammeter to pin (1) as
shown. Adjust VX so there is 2.2 volts from pin (1) to ground.
2. Homentarily ground pin (5).
3. Check VA to make sure it reads low (£ 1.0 velt). Record I X as ILl.
This may be repeated by momentarily grounding pin (5).
4. Remove connection from pin (1) and connect to pin (5). Adjust Vx so that
there is 2.2 volts from pin (5) to ground.
_. Remove connection from pin (6) and connect topin (10).
CIRCUIT TYPE: F-2
TEST NUMBER: 3
TEST PROCEDURE CONTINUED:
6. Momentarily ground pin (i).
7. Check VA to make sure it reads low. Record I X as _5"
J
This step may be repeated by _aomentarily grounding pin (I),
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
ILl and IL5
READINGS LIMITS DURING TEST
0- ima
COMMENTS :
o
CIR_IT TYPE: F-2.
TEST NUMBER:
TEST TITLE: MinimumPulse Width and Height for the Clock Pulse and Transient Parameterl
TEST CONDITIONS:
I. Apply 4.5 volts to pin (3) and ground to pin (7).
2. Tie pin (I) to pin (6) and tie pin (5) to pin (I0),
3. Apply a standard pulse to pin (4).
4. Connect an oscilloscope to pin (I) and the second channel to the pulse
generator as shown below.
|
SCHEMATIC:
4.5 V
(5) (10)
(4) (9)
i(3) (8)
(2) (7)
(1) (6)
TEST PROCEDURE:
i. Reduce the standard pulse width until the flip flop operates no longer.
Record the minimum width as WMI N.
2. Return to a standard clock pulse and then reduce the pulse amplitude until
the device stops operating. Record the minimum amplitude as AMI N.
3. Return to the standard clock pulse.
4. Measure and record _S' 7F' TD' and 7R.
5. Remove only the oscilloscope connection from pin (1) and connect to pin (5).
CIRCUITTYPE: P-2 ,,
TEST NUMBER: 4
I ii
rEST PROCEDURE CONTINUED:
6. Measure 7S, _D' 7F' and vR and record as 7S' VD' _F' and VR respectively.
I
*_ Io?o
l L
I C-- ----/
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
WMIN
AMIN
7S and _S
7D and _D
7 R and _R
T F and _F
READINGS
MI20 n sec
_300 n sec
_250 n sec
_l.5/_sec
COMMENTS :
LIMITS DURING TEST
0 - 0.5_sec
0 - I _sec
0 - 1 _sec
O - 4 _sec
CIRCUIT TYPE: P-2
TEST NUMBER: 5
TEST TITLE:
TEST CONDITIONS:
Output One (High) Voltage for q and
1. Apply 4.5 volts to pin (3) and ground pin (7).
2. Connect a standard clock pulse to pin (4).
3. Pins (2), (8), and (9) are open.
SCHEMATIC: 4.5 volts
TEST PROCEDURE:
1.
,
3.
i|
(5) (lO)
(4) (9)
(3) (8)
(2) (7)
(1) (e)
t>
±
Ground pin (I) and connect 2.2 volts to pin (5). Read and record volta2e at
pin (6) as V
Remove connects from pins (I) and (5) and then ground pin (5) and place
+2.2 volts on pin (1).
Read and record voltage at pin (10) as Vl0,
CIRCUIT TYPE: F-2
TEST NUMBER : 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
V 6 and VI0
i
COMMENTS :
2.2 volts 0 - 4.0 volts
CIRCUIT TYPE • F-2 |lL
I
6
TEST NUMBER:
J._o _ TITLE :
_'EST CONDITIONS :
i
Drivin_ Current Loaded to Ground for q and q
I. Apply 4.5 volts to pin (3) and ground to pin (7).
2. Apply the standard clock pulse to pin (4).
3. Pins (2), (8) and (10) are open.
SCHEMATIC:
I'°"
m
TEST PROCEDURE:
1.
2,
4.5 volts
(5) (10)
(4) (9)
(3) (8)
(2) (7)
(6)
--- (1)I
m
Apply ground to pin (i).
Connect a variable resistor (Adjusted to _ I0 K) and milllammeter between
pin (6) and ground,
3. Decrease the resistance until VD = 2.2 volts. Record current at pin (6) as ID6.
4, Remove ground from pin (i) and ground pin (5).
5. Remove connection from pin (6) and connect to pin (I0). Adjust RL = I0 KJ_.
6_ _)ecrease the resistance until VD - 2.2 volts. Record current at pin (10) as IDI 0
CIRCUIT TYPE: F-2
TEST NUMBER : 6
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
ID6 and IDI 0
r"_ .3 ma 0 - ima
COMMENTS: 2.2 V must be applied %o pin 5 for Io6 and then the pin i is IplO.
CIRCUIT TWE: F-2-.
TEST NUMBER : 7
TEST TITLE: Res istances
TEST CONDITIONS:
I. Connect pin (3) to the positive side of a resistance bridge.
2. Pins (i), (2), (4), (5), (7), (8_ and (9) are open.
SCHEMATIC:
(5) (10)
(4) (9)
(3) (81
(2) (71
(1) (6:
TEST PROCEDURE:
I. Connect pin (10) to negative side of the resistance bridge. Record the
measured resistance as R310.
2. Remove connection from pin (I0) and connect to pin (6). Record the measured
resistance as R36.
CIRCUIT TYPE: F-2
TEST NUMBER: 7
TEST PROCEDURE CONTINUED:
APPROXLM_ATE READINGS AND_ LIMITS EXPECTED
READINGS LIMITS DURING TEST
i
PARAMETERS
R310 and R36
4K/X O- 8K
COMMENTS :
TEST PLAN - _:-3
TEST CONDITIONS
1. Temperature 25 C
2. V 3 - 3.5 volts
3. V 8 - ground
TESTS :
i. Vmln one and V max zero
2. Drive Current Requirement
3. Leakage Current
4. Drive Current Capability
5. Rise, Fall, Storage, and Delay Times
6. Resistance Between pins (3) and (6)
7,8. Transistors Characteristics (pnp)
9.
I0.
i ,
Transistor Characteristics (Both tzansistors)
pnp Transistor minority-carrier lifetime (b-c)
CIRC_T TYPE: F-3
PARAMETER
I
Resistance Between
pins (3) and (6)
APP.
TESZ
6
I i
CONDITIONS
I I I I
Ppsitive voltage on pin (3).
Leakage Current
at pin (1) ,
i i i i
Apply +8 volts to pin (i) and ground on pin (8).
o
Transistors
Characteristics
(pnp)
Transistor
_ Characteristics
(Both transistors)
pn_ transistor
minority-carrier
lifetime (b-c)
7,8
lO
I
I
Pin (2) Base, pin (8) Collector, pin (6) Emitter.
Determine DC Beta at I b = 0.3 _., V c = 0.3 v.
Determine BVcBo, BVEB O. Use pin (4).
II
Determine VForwar d at emitter function at I =. O.Sma
Use standard open-circuit decoy technique. Pins
(2) and (8) connected. Pin (8) anode. IF = O.3ma
I
I I
'.
IIII I I I I I I I
•CHARACTERIZATION PLAN (GATES)
CIRCUIT TYPE: F-3
BASIC CONDITIONS
Temperature = 25C
V3 = 3.5 volts
V 8 = ground
|
Output logic levels for functionally
static tests are
Vmax zero = 0.300 volts,
Vmin one = 2.2 volts
I
PARAMETER
Vmin one
V
max zero
O
Z
Drive
Current
Requirement
Leakage
Current
i
Drive
Current
Capability
Leakage
Current
I _ Rise, Fall,
81 _ Storage, and.
_1 "_ Delay ,lines
_l _
D,
III
APP.
TEST
1
1
3
I
CONDITIONS
a) connect to (2); leave (4), (5), (6), (7), (9),
and (l@ open. RL = 12.8K and 1.28K to + supply.
b) connect to (7); ground pins (2), (4), (5), (9),
and (10). _ = 12.8K and 1.28K to + supply.
a) connect to (2); leave (4), (5), (6), (7), (9),
and (10) open. R_ = 4.4K and 440 ohms to ground.
b) connect to (7); _round pins (2), (4), (5), (9),
and (i0). _ = 4.4K and 440_ohms to ground.
a) connect to (2); leave (4), (5), (6), (7), (9),
and (10) open. Measure I sink.
b) connect to (7); leave (2), (4), (5), (6), (7),
(9) and (iO) open. Measure I sink.
c) ConDec$ to (7); ground pin (2), (4), (5), (9)
and (10). Measure I source at 1._V.
Connect alternately to pins (2), (4), (5), (9),
and (lO). VDiod e = +8 volts. Ground pins (6)
and (8) alternately.
a) All inputs open. Variable R on output to
+ supply.
b) All inputs grounded. Variable R on output
to ground
Use _ = lOK to + supply and 5.1K to ground.
Use P.G. directly at input pin (2).
Amplitude = 2.2 volts.
CIRCUIT TYPE: , F-3,
TEST NUMBER: 2
I
TEST TITLE : Input Driving Current
TEST CONDITIONS:
i. Connect +3.500 volts to pin (3) and ground to pin (8).
2. Connect milliammeter between pin (2) and ground_
3. Pins (I), (4), (5), (6), (9), and (i0) are Open throughout test.
SCHEI_TIC: +3.5 v
l C5) .... (lO)I(4) (9)[
(31 (811
(2) (7)I
c6!I
t i i i i i
TEST PROCEDURE:
'>
i. Record value of ID
m i i , i
/"
/
CXRCUIT TYPE: F-3 .
TEST NUMBER: 2
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
READINGS
i
O.2ma
PARAMETERS
I2 D
COMMENTS:
significantly affect the readings taken.
therefore be set within ±0.003 volts.
LIMITS DURING TEST
0 - 0.Sma
The values of power supply voltages set for the test should .
These voltages should
CIRCUIT TYPE: I:-:_ i-
TEST NUMBER : 3
TEST TITLE: Leakage Current Measurements
TEST CONDITIONS :
i. Connect +_volts to pin (2).
2. Connect a microammeter between pin (6) and ground.
3. Pins (3) and (7) open throughout test.
SCHEMATIC:
+ 5 volts
C
(5) (i0)
(4) (9)
(3) (8)
(2) (7)
.(6)(i) ,,,
,mmm,
TEST PROCEDURE:
io Record value of IL as 12E.
2. Disconnect +_volts from pin (2) and connect alternatively to pins (4),
(5), (9), and (I0). Record IL readings as I4E, I5E, 19E and Ilo E, respectively.
3. Remove microammeter from pin (6) and connect to pin (8).
4. C_nnect + 5volts alternately to pine (i), (2), (4), (5)' (9) and (i0).
Record IL readings as IIC , I2C , I4C , I_C , I9C , and Ii0 C, respectively.
_EST PROCEDURE CONTINUED*
CIRCUIT TYPE: _ F-3 .
TEST NUMBER: __
APPROXIMATE READINGS AND L_MITS EXPECTED
t
PARAMETERS
All IL
L
COW,tENTS :
READINGS
0.5 _a
i i
LIMITS DURING TEST
i i
O-11m
CIRCUIT TYPE: F-3
TEST NUMBER: 4
TEST TITLE: Output Driving Current
TEST CONDITIONS:
i. Connect +3.5 volts to pin (3) and ground to pin (8).
2. Connect digital voltmeter, variable resistor, and milliammeter
to pin (1) as shown.
3' Pins (4), (5), (6), (7), (9), and (10) are open throughout teat.
SCHEMATIC:
I'3° v°lts
(2)
I< '
TEST PROCEDURE:
'(io)
(9)
(8)
(7)
(6)
-I
m
Connection applicable to first part of test only.
i. Starting at RL = IOK, lower RL until vA = 0.3 volts. Record value of IA at this point
as IAS.
2. T_W_D'_-_ct milliammeter from positive supply and connect to ground.
Rosdjust RL to lOK.
3. Ground pin (2).
4. Lower RL until VA = 2._volts. Record value of IA at this point as IAL.
CIRCUIT TYPE: F-3
n
TEST NUMBER: 4
I n
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
i
PARAMETERS READINGS
COI_4ENTS :
LIMITS DURING TEST
0 -Sma
0 -lOma
VMINONE was changed from 2.2 volts to 2.5 volts for this test because pin (3)
was dravins excessive current.
CIRCUIT TYPE: E-3
TEST NUMBER: .
5
i m
TEST TITLE : Transient Parameters
TEST CONDITIONS :
(i) Use special jig.
(2) Connect +3.5 volts to Pin (3) and ground to Pin (8).
(3) Connect a I0 K resistor between Pin (I) and the positive supply and a 5.1K
resistor between Pin (I) and ground.
(4) Apply pulse generator directly to Pin (2). Pulse amplitude 2.2 volts. Pulse
width I00 ns, frequency I mc.
(5) Connect sampling oscilloscope as shown.
(6) Pins (4), (5), (6), (7), (9), and (10) are open throughout test.
SCHEMATIC:
I Cloc__
P.G.
TEST PROCEDURE:
+3 .SV
I IOK
5. IK
(5) (to)
(4) (9)
(3) (s)
(2) (7)
(1) (6)
]!A=B
[ Sync
OSC.
Record VS _ VD,_R, VF for the circuit and VR" VF for the input signal.
CIRCUIT TYPE: F-3-
TEST NUMBER: 5
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
CRT
Input
PARAMETERS READINGS
(7 S 25 ns
7D 20 ns
)_R 25 ns
._F 25 ns
R 6 nsv F 8
LIMITS DURING TEST
J
0 - 50 ns all
COMMENTS:
CIRCUIT TWE: F-3
TEST NUMBER: 6 |
TEST TITLE: Resistance Measurement
TEST CONDITIONS:
i. Connect resistance bridge between pins (3) and (6);
positive terminal to pin (3).
2. Pins (i), (2), (4), (5), (7), (8), (9), and (i0) are open
throughout test.
SCHEMATIC:
Resistance [Bridge
(5)
(4)
(3)
(2)
i(i)
(10)
(9)
(8)
(7)
i..--.i
(6)
TEST PROCEDURE:
i. Record resistance as R_ 6.
CIRCUIT TYPE: F-3
TEST NUMBER: 6
4m,mmII_mm_m
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS
R3 6 2K ohms
I
COMMENTS :
LIMITS DURING TEST
i - 4K ohms
CIRCUIT TYPE : F-3
TEST NUMBER: 7 _
TEST TITLE: Transistor Characteristics (Beta)
TEST CONDITIONS:
1. Connect transistor curve tracer to pins (2), (6), and (8) as shown•
2. Adjust the curve tracer for the following parameters
a. pnp, grounded emitter
b. I = o.lma/DIV
c. Vb = O.1 volt/DIV
C
d. Limiting resistor 1 K.
3. Pins (1), (3), (4), (5), (7), (9), and (lO) are open throughout test.
SCHEMATIC :
B_se
(5) (i0)
(_) (9)
(3) (8)
(2) (7)
(1) (6)
Collector
d
Emitter
TEST PROCEDURE:
Transistor
Curve
Tracer
at V = 1,0 volts, _ = 0.3ma.1. Record Ic c
2. Determine and record HFE from relation:
I I
C C
HFE - I b O. 3ma
CXRCUIT TYPE: .F-3
TEST NUMBER: ?
TEST PROCEDURE CONTINUED:
APPROXL_._TE o_^nt_c_,,_._..=_ANn. ...LTMITS EXPECTED
PARAMETERS
I
C
R_DINGS
105ma
LIMITS DURING TEST
0 - 4ma
1 - i0
COMMENTS :
CIRCUIT TYPE: F-3
9
TEST NUMBER: 8
i
TEST TITLE: .Transistor Characteristics (Breakdown Voltage)
TEST CONDITIONS:
I. Connect resistor, variable supply, and digital voltmeter to pin (4) as shown.
2. Connect mlcroa_eter from pin (6) to ground as shown.
3. Pins (1), (2), (3), (5), (7), (9) and (10) are open throughout test.
SCHEMATIC:
I00 K
"(5 )
_ (4)
. J(2)
-
_..-
(lO)
(9)
(_)
(7)
(e)
TEST PROCEDURE:
i. Starting from VB ffi0, increase VB until IL - 10_a.
Record value of V B at this point as BVEBo.
2. Return V B = 0.
3. Remove mlcroa_meter from pin (6) and connect it to pin (8).
4. Repeat Step I. Record value of VB as BVcB O.
CIRCUIT TYPE: P-3-
TEST NUMBER: 8
' TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
-- II
PARAMETERS READINGS il LIMITS DURING _
BVEB 0
BVcB 0
i0 volts
I0 volts
5 - 20 volts
5 - 20 volts
COMMENTS :
In this test, pin (4) should always be positive,with respect to pin (6) or
pin (8).
CIRCUIT TYPE: F-3
TEST NUMBER: 9
TEST TITLE: Transistor Characteristics (Forward Voltage)
TEST CONDITIONS:
1. Connect ground to pin (2).
2. Connect milliammeter, digital voltmeter, resistor, and
variable supply to pin (6) as shown. Pin (6) is anode.
3. Pins (1), (3), (4), (5), (9), and (lO) are open throughout test.
SCHEMATIC:
TEST PROCEDURE:
±
(5) (io)
(4) (9)
(3) (8)
(2) (7)
(I) (6)
i ,I
J
T
I. Starting at V_ = O, increase until IF = 0.3ma.
Record value _ VF as VF1. VFF
2. Remove anode connection at pin (6) and connect to pin (8).
3. Repeat Step #l. Record value of VF as VF2.
4. Remove ground from pin (2) and anode connection from pin (8).
5. Connect ground to pin (7).
1OK
vFF
T
CXRCUXT TYPE: i=-3
TEST NUMBER: 9
TEST PROCEDURE CONTINUED:
o
7.
Connect anode connection to pin (6).
Starting at VFF = O, increase VFF until IF = l.Sma.
Record value of V F as V_.
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
VFI
VF2
VF3
COMMENTS :
READINGS
0.4 v
0.4v
0.4 V
LIMITS DURING TEST
0.2 - 0.8 v
all
CIRCUITTYPE : F-3 q
TEST NUMBER: IC
TEST TITLE: Input Transistor Minority Carrier Lifetime
TEST CONDITIONS:
I. Pin (2) and (8) are connected to special test Jig.
2. All pins except (2) and (R) open throughout test.
Pin (8) is anode.
SCHEMATIC :
i---
x-y recorder oscilloscope
(s)
(4)
(3)
(2)
(1)
(lO)
(9)
(A)
(7)
, (6)
]
TEST PROCEDURE:
i. Adjust IF = 0.3 ma, pulse
2. Record waveform appearin_ on x-y recorder.
3. Calculate lifetime.
CIRCUIT _ _'PE: _:-3
TEST NUMBER: I0
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
_ ^o A_.,_n_C "_ READINGS
A A-_A_ _.A AA.m .,. AJA ._
LIMITS DURING TEST
T lOns 0 - lOOns
COMMENTS :
TEST PLAN- I=-4
I 0
I
I
'TI
I
I
.I
I
I •
I -
i :-&
I [3-
I
I
I
I
I
I .
I
I
I
t_
T
I
I
I
I.
I
I
I
Ii ,
1, ' I
- II
I
' I
I
TEST CONDITIONS
I. Temperature 25 C
2. V3
3. V8
TESTS
I.
2.
3.
4.
5.
6.
7.
9.
I0.
ii.
12.
13.
= 3.5 volts
= ground
Direct Set Input Threshold
Direct Set Input Driving Current
Clocked Set-Reset Input Threshold
Clocked Set-Reset Input Driving Current and Input Leakage Cul'rent
Minimum Pulse Width and Height (Clock Pulse)
Output One Voltage for Q and Q
Driving Current Loaded to Ground for Q and Q
Driving Current Loaded to + Supply for Q and
Rise, Fall, Storage, and Delay Times for Q and Q
Clock Input Driving Current
Preset Propagation Delay
Clock Input Leakage Current
Time to Set a Logic One State
.CHARACTERIZATION PLAN (FLIP-FLOPS)
CIRCUIT TYPE F-4
i
BASIC CONDITIONS
Temperature.25 C
V3 = 3.5 volts
V 8 = ground
PARAMETER
DIRECT SET
' INPUT
THRESHOLD
APP
TEST
i
NOTES
STANDARD CLOCK PULSE: WIDTH, I00 ns ;
REP. RATE, I mc ; AMPLITUDE,_2_
V _ 0.30 volt
max zero
V -- 2.2 volts
min one
COND IT IONS
Q
Ground pin (6) and determine logic levels at
pin (9) for outputs at pin (I0). No load and
at both + and -•loads. N+ = i0_320/I, N- - i0
N_ 1.5 K/t
DIRECT SET
INPUT
DRIVING CURRENT
Place 1.5 volts on Pin (9) and _2.5 volts on pin (6
t=d
<
>4
z
DIRECT SET
INPUT
LEAKAGE CURRENT
CLOCKED SET-
RESET INPUT
THRESHOLD
CLOCKED SET-
RESET INPUT
DRIVING CURRENT
Does not apply.
When the J-K inputs are being checked theJ*-K*
inputs are kept ate3.0 volts. The J-K inputs are
increased from zero. To check J*-K* inputs, the
J-K inputs are grounded and the J*-K* are lowered.
A clock.nul_ i_ _nnl_pd.
Same test set-up as in test 2 but the current will
be measured at 2.2 volts at all four inputs.
CLOCKED SET-
RESET INPUT
LEAKAGE CURRENT
4 Measure at 0.30 volt .
I '
MINIMUM PULSE _
WIDTH AND
HEIGHT (CLOCK
PULSE) .
, Connect counting
[Ground pins (i), (2), (4), (5) and (9) 3
%
i
CIRCUIT TYPE F-4
(D
<
i .r--_
<: : :::::_
Z(D
0
r.D
Z
b
PARAMETERS
OUTPUT ONE
VOLTAGE FOR
DRIVING CURRENT
LOADED TO GROUND
FOR
Q AND_
7
DRIVING CURRENT
LOADED TO + SUPPLY 8
FOR
Q AND q
RISE, FALL,
STORAGE, AND
DELAY TIMES
FOR
QAND Q
• Clock Input
Driving Current
9
I0
CO ND IT IONS
No Load
State assured by the input connections
Loaded both to ground and to the + supply.
State assured by the input connections
Loaded both to ground and to the supply.
No load. Connect for counting
_Ground pins (i), (2), (4), (5) and (9).]
Ground pins (i), (2), (4)
Apply 2.5 to pin (7).
(5) and (8).
<i
zl
>•
I
!.
Preset Propagation
Delay
Clock Input .."
Leakage Current
Time to set a logic
one state
ENG IN_EER:
-Ii
12
13
Ground all inputs. Apply standard clock pulse
to pin (7). Pin (9) pulse delayed 100 ns
after pin (7) pulse ends.
Ground pins (i), (2), (4), (5) and (8)
Ground pin (7) through a microammeter.
DATE: ,
i !
CIRCUIT TYPE : F-4
TEST NUMBER: 1
TEST TITLE :
TEST CONDITIONS :
I.
2.
3.
4.
5.
Preset Input Voltage Levels
Apply +3.5 volts to pin (3) and ground on pin (8).
Connect a variable supply and voltmeter to pin (9).
Connect a voltmeter to pin (I0).
Pins (2), (6), and (7) are open.
Ground pins (i), (4), and (5).
SCHEMATIC :
3.5 v
q-3 v
(5) (lO)
(4) (9)
(3) (8)
(2) (7)
(i) (6)
_m
.n
TEST PROCEDURE :
= 0 volt increase V until VA _ 0.30 volt . "Record valuei. Starting from Vx x
as V
Vx zero
2. Continue increasing Vx until VA _ 2.20 volts. Record value of Vx as Von e.
3. Repeat steps (i) and (2) with the 1.5 K _ and 320 _ resistors connect to
pin(lOO as shown.
4. Record value of Vx when VA _ 0.30 volt as Vzero L, and record value of V
when VA _ 2.20 volts as Vone L.
CIRCUIT TYPE: F-4
TEST NUMBER: i
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS nArmu_........
PAP_\MET ERS READ INGS
V 0.30
zero
V L 0.40
z ero
V 1.5
one
V L 1.3
one
LIMITS DURING TEST
0 - 3.5
(for all)
COMMENTS :
Note that the power must be shut off while circuit is being put into the jig.
CIRCUITTYPE: - F-4
TESTNUMBER: 2
TESTTITLE:
TESTCONDITIONS:
i.
2.
3.
4.
Pr_Se_Input Driving Current
Apply 3.5 volts to pin (3) and ground to pin (8).
Apply _2.5 volts to pin (6).
Apply 1.5 volts to pin (9) in series with a low range millian=neter.
Connect a digital voltmeter across the power supply.
SCHEMATIC:
(5) (lo)
(4) (9)
(3) (s)
(2) (7)
(i) (6)
_t
i
TEST PROCEDURE :
i. Adjust V to 1.5 volts and record value of I .
X X
CIRCUIT TYPE : E-4
TEST NUMBER: 2
EST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND .....,_l_-_±_T°_r,v_F_TF,D_._......
PARAMETERS READINGS LIMITS DURING TEST
I
X
0.3 raa 0 - lma
COW,ME NTS :
CIRCUIT TYPE: t:-.4
TEST NUMBER: 3
im
TEST TITLE: Clocked Set-Reset InputThreshold
TEST CONDITIONS:
1. Connect +3.5 volts to pin (3) and ground to pin (8).
2. Connect standard clock pulse signal to pin (7).
3. Connect a variable voltage supply to pin(s) (1) and (5) and a disital
voltmeter to pin (5).
4. Connect _3.0 volts to pins (2) and (4).
SCHEMATIC:
3.5 V
(5)
(4)
(3)
(2)
(1)
(8)1
___[_ m
TEST PROCEDURE :
i. Adjust the voltage at pin (5) and pin (1) to 0.00 volt .
2. Momentarily apply _3.0 volts to pin (9). VA should be high _ 2.2 volts.
3. Increase V5 until VA changes to a low states 0.30 volt .
4. Record V5 at point of change. Reduce V5 to 0.00 volt . VA should remain
in the low state.
5. Increase VI until VA changes to a hish state. Record V I at point of change.
6. By repeating steps 2 thru 5 these measurements may be repeated.
. Remove power from pins (2) and (4).
(5) and connect to pins (2) and (4).
and V4 at 3.0 volts.
Remove connections from pins (i) and
Ground pins (i) and (5). Set V2
CIRCUIT TYPE: ' ' F-'_
TEST NUMBER: 3
TEST PROCEDURE CONTINUED:
8. Momentarily apply N3.0 volts to pin (9).
high state.
9. Reduce voltage V 4 until VA indicates a change of state.
of V 4 at point of change. Return V4 to N3.0 volts.
I0. Reduce voltage V 2 until VA changes back to a high state.
of V 2 at point of change. Return V2 to N3.0 volts.
II. Values of V4 and V2 may now be checked by repeating steps 9 and i0.
VA should then indicate the
Record value
Record value
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
V I, V 5
V 2, V 4
0.4 volt
1.5 volts
0 - 2.0 volts
0 - 4.0 volts
COMMENTS :
CIRCUIT TYPE: F-4
TEST NUMBER: 4
i i
TEST TITLE: Clock Set-Reset Input Driving and Leakage Current
TEST CONDITIONS :
I. Connect +3.5 volts to pin (3) and ground to pin (8).
2. Connect standard clock pulse signal to pin (7).
3. Connect a variable voltage supply, digital voltmeter and a microammeter
tO pin (5).
4. Ground pin (i).
5. Connect _3.0 volts on pins (2) and (4).
SCHEMATIC :
3.5 V
(
(_ 3.0v
I
.tL_
_2-
(5)
(4)
(3)
, (2)
(i0)
(9)
(1)
(8)
(7)(6) •
| _
_.G.
TEST PROCEDURE:
I. Adjust V 5 = 0.00 volt .
2. Momentarily apply _3.0 volts on pin (9). VA should be high > 2.2 volts.
3. Record current at pin (5) as IL_ when V_ = 0.300 volt .
4. Increase V5 to 2.2 volts; record current as IDa. Return V 5 to 0.00 volt.
5. Interchange connections on pins (i) and (5). Repeat steps 3 and 4 except
at pin (i). Record ILl and IDI,
6. Remove connection from pin (2). Remove connection from pin (i) and connect
to pin (2). Pins (I) and (5) should be grounded.
CIRCUITTYPE: F-4
TESTNUMBER: 4
TESTPROCEDURECONTINUED:
7. Adjust V2 and V4 to 2.20 volts.
8. Momentarily apply N3.0 volts to pin (9). VA should then read high.
9. Record current at pin (2) at ID2.
I0. Reduce the V 2 to 0.30 volt record current as IL2.
Ii. Interchange connect&ons on pins (2_ ah_4). Repeat steps 9 and i0 for
pin (4). Record ID4 and IL4.
.......... ^_= R_nTNCN AND LIMITS EXPECTED
_UA _'_ .......
PARA>IETERS READINGS LIMITS DURING TEST
IDI (2,4,5)
ILl (2,4,5)
0.5ma
0.5 _a
O- 2ma
0 - 50 _a
COMMENTS :
The leakage current measurement could not be performed with any
meaningful significance. It was removed.
CIRCUIT TYPE: F-4
TEST NUMBER :
TEST TITLE: Minimum Pulse Width and Pulse Height
TEST CONDITIONS:
i. Connect 3.5 volts to pin (3) and ground to pin (8).
2. Ground pins (I), (2), (4), (9), and (5).
3. Connect standard clock pulse to pin (7).
4. Connect a channel of the oscilloscope to pin (I0) and one channel to pin (7).
SCHEMATIC: 3.5 volts
5
4
3
_---_2
_---_i
_===,._
i0
'_9
>To Oscilloscope
--->To Oscilloscope
6 i
TEST PROCEDURE:
I. Adjust clock pulse to standard conditions: width, i00 ns;
Rep. Rate, 1.0mc; Amplitude 2.5 volts.
2. Starting with a pulse of i00 ns, reduce pulse width until circuit ceases to
act bistablely. Record this pulse width astw.
3. Set pulse width at i00 ns. Reduce pulse amplitude until circuit ceases to act
bistablely. Record this pulse amplitude VA.
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: F,_.....
TEST NUMBER: 5
APPROXIMATE READINGS AND LIMITS ........Ar_u_=_.o_
PARAMETERS READINGS
VA
50 ns
1.5 volts
LIMITS DURING TEST
0 - I00 ns
0 - 3.5 volts
COMMENTS :
NOTE: This circuit is triggered by the positive going transition of the
clock pulse.
CIRCUIT TWE: F...4 .
J
TEST NUMBER: 6
i
TEST TITLE: Output One Voltage For q and _.
TEST CONDITIONS :
,
I. Connect +3.5 volts to pin (3).
2. Ground pins (i), (4), (5), and (8).
3. Connect a digital voltmeter to pin (i0).
4. Ground pin (7).
5. Connect _3.0 to pin (2).
SCHEMATIC:
3.5 volts
3.0 volts_5 4
3
t_-_2
--I
I0
_9
7
6
m
m
u
I
TEST PROCEDURE:
i. Momentarily apply_3.0 to pin (9).
2. VA should be high ,_2.2 volts. Record VA as VlO"
3. Remove connection from pin (10) and connect to pin (6).
Ground pin (9). Remove ground from pin (7).
4. Momentarily apply N3.0 to pin (7) and then remove.
5. VA should be high _2.2 volts. Record Vk__._6
TEST PROCEDURE CONTINUED:
CIRCUIT TYPE: ,._ 1:-4
TEST NUMBER:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING TEST
VI0 and V6
2.2 volts 0 - 3.5 volts
COMMENTS :
CIRCUIT TYPE: F-4
TEST NUMBER : 7
TEST TITLE: Driving Current Loaded to Ground For Q and
TEST CONDITIONS :
i. Connect 3.5 volts to pin (3).
2. Ground pins (i), (2), (4), (5), and (8).
3. Connect a milliammeter and the load resistors to pin (i0) as shown in
the schematic.
SCHEMATIC:
3.0 volts
( 3.5 volts
--5
--4
k--3
Fl--- 2"
-- i
3.5 volts
1.5K
m
o
TEST PROCEDURE:
I. Apply _3.0 to pin (9). The voltage at pin (i0) should be high.
2. Record ID____dl0.
3. Remove connection from pin (I0) and connect to pin (6). Ground pin (9).
4. Momentarily apply --3.0 volts to pin (7) and then remove.
5. The voltage at pin (6) should be high. Record I_d 6.
CIRCUITTYPE: I:-"4
TESTNUMBER: 7
TEST PROCEDURECONTINUED:
APPROXIMATEKLaUxL_oe _n...... T.TMITS EXPECTED
PARAMETERS READINGS LIMITS DURING _o_sao_
Idl 0 and Id6 7 ma
0 - i0 ma
COMMENTS :
CIRCUIT TYPE : 1::-4
TEST NUMBER: 8 _
TEST TITLE: Driving Current Loaded to + Supply For q and
TEST CONDITIONS:
I. Connect 3.5 volts to pin (3).
2. Ground pins (i), (2), (4), (5), and (8).
3. Connect a milliammeter and the load resistors to pin (6) as shown in
schematic.
b
3.5 volts
SCHEMATIC : (
3.0
4
4 high for 6 low 3
2 high for i0 low
--2
--i
TEST PROCEDURE:
3.5 volts
l:1
7
1.5 K
20_
i. Apply _3.0 to pin (9). The voltage at pin (I0) should be high.
2. Record ID____D 6.
3. Remove connection from pin (6) and connect to pin (I0). Ground pin (9).
4. Momentarily apply _3.0 volts to pin (7) and then remove.
5. The voltage at pin (6) should be high. Record ID.._DI0.
CIRCUIT TYPE: . F-4
TEST NUMBER: 8
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
ID6 and ID10
READINGS
_2.0 ma
LIMITS DURING TEST
O- 2.4ma
CIRCUIT TYPE: F-4
TEST NUMBER: 9
TEST TITLE: Transient Parameters for q and
TEST CONDITIONS:
I.
.
3.
Connect 3.5 volts to pin (3) and ground to pins (1), (2), (4), (5), (9),
and (8).
Connect standard clock pulse to pin (7).
Connect oscilloscope to pins (7) and (i0).
SCHEMATIC:
3.5 volts
5 i0
9
7
m
m _
To Oscilloscope
_To Oscilloscope
• _.G.
TEST PROCEDURE:
i. Record rise and fall time for clock input.
. Record rise, delay, storage, and fall times for pulse output at pin (i0)
as and flO
3. Remove oscilloscope from pin (10) and connect to pin (6).
4. Record rise I delay I storage, and fall times for pulse out at pin (6) as
___6,.____6,____s6, and _f6"
CIRCUIT TYPE: F-4
TEST NUMBER: 9
TEST PROCEDURE CONTINUED:
APPROXIMATE READINGS AND Tb_.,,__._._T.r_XPECTED.__
PARAMETERS READINGS LIMITS DURING _°_iLo_
_%10' q_r6
_dl0' q6
_i0, _s6
20 ns
20 ns
40 ns
0 - 45 ns
0 - 30 ns
0 - 60 ns
25 ns 0 - 50 ns
COMMENTS :
Circuit is trigger on positive going transition of clock pulse. Due to the
distortion of the output pulse readings of the rise time were not very reproducible.
As a result hse times were also taken between the 15_ to i0_ points on the pulse.
This data and diagram of how this data is taken is on Data Sheet C for test 9.
CIRCUIT TYPE : F-4
TEST NUMBER: i0
TEST TITLE: Clock Input Driving and Leakage Current
TEST CONDITIONS :
i. Connect 3.5 volts to pin (3).
2. Ground pins (I), (2), (4), (5), and (8).
3. Connect a voltage supply, milliammeter and a digital voltmeter to pin (7).
SCHEMATIC:
3.5 volts
5
i
i0
6 _=_
L
w m
<>
. B
TEST PROCEDURE:
i. Momentarily apply "_3.0 volts to pin (9). The voltage at pin (i0) should
be high.
2. Increase from zero the voltage at pin (7) to 2.5 volts. Record I_D 7.
Remove connection from pin (7).
3. Ground pin (7) through a microammeter. Record current as _7"
CIRCUITTYPE: £-4
TESTNt[MBER:I0
TESTPROCEDURECONTINUED:
APPROXIMATEREADINGSANDLIMITS EXPECTED
PARAMETERS READINGS LIMITS DURINGTEST
ID7
IL7
1.0 ma
0.i ma
0 - 2.0 ma
0- ima
COMMENTS :
CIRCUIT TYPE : F-4
TEST NUMBER: ii _
TEST TITLE: Preset Propagation D¢%_V
TEST CONDITIONS:
i.
2.
3.
.
Connect +3.5 volts to pin (3).
Apply ground to pins (i), (2), (4), (5), and (8).
Connect pin (9) to a positive pulse output of PMMmodule No. I of pulse
generator.
Connect pin (7) to a positive pulse output of PMMmodule No. 2 of pulse
generator.
SCHEMATIC:
3.5 volts
|
--2
lO
8
7__'6,
Sync Probe
Oscilloscope
TEST PROCEDURE:
I. Adjust the clock generator for the pulse generator to approximately I mc.
2. Adjust the timing and amplitude as shown below.
P2
PI
I
I
I
_.-3.00 n_--
CIRCUIT TYPE: F-4
TEST NUMBER : II
TEST PROCEDURE CONTINUED:
o
4.
o
6.
Connect the oscilloscope to pins (9) and (I0).
Determine delay and rise time of the ascending voltage waveform at pin (I0)
referenced to the leading edge of a positive pulse at pin (9). Record
-_dl0 and _rl0"
Disconnect oscilloscope from pin (I0) and connect to pin (6).
Determine delay and fall time of the descending voltage waveform at pin (6)
referenced to the leading edge of a positive pulse at pin (9). Record
_6 and _f6"
7. Record rise and fall time of pulse PI"
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS
%6 and _dlO
" RI0
%6
I!
READINGS II
55 ns
25 ns
20 ns
.... T,re nHRTNG TEST
0 - I00 ns
0 - 50 ns
0 - 50 ns
COMMENTS :
C IRCUIT TYPE: F-4
TEST NUMBER: 12
TEST TITLE: Time to Set a Logic One State
TEST CONDITIONS :
i. Apply 3.5 volts to pin (3) and ground pin (8).
2. Connect ground to pin (9).
3. Connect _3.0 volts to pins (2), (4), and (5).
4. Connect pulse generator to pins (i) and (7).
5. Connect a oscilloscope to pin (i0) and to pulse Pi"
SCHEMATIC:
Oscilloscope
Ip PI =I.G. P2,
3.5 volts
()3.0 volts
i
I
-------C_.._
5 i0
4 9
3 8
2 7
i 6
To Oscilloscope
TEST PROCEDURE:
i. Adjust the pulse generator to give standard pulses to both pins.
2. Space pulses as shown below:
_-i00 ns---'-* I_"bvalts
95
•! --uoo ns
CIRCUIT TYPE: F-4
TEST NUMBER: 12
TEST PROCEDURE CONTINUED:
3. Reduce spacing between PI and P2 until output at pin (i0) does not change.
4. Record the time between P1 and------_P2at which the output last chan_ed as tSl I.
5. Interchange the connections on pins (i) and (5).
6. Adjusting spacing between PI and P2 as in Step # 2.
7. Proceed as in Steps # 3 and # 4. Record time as tSl 5.
8. Ground pin (i), (4), and (5).
9. Apply PI to pin (2).
I0. With P_ and P2 initially as shown in Step # 2 proceed as in Steps # 3
and # _. Record time as tSl 2. This time, however, the output will not
change until spacing is too short.
Ii. Ground pins (i), (2), and (5).
12. Apply PI to pin (4).
13. With PI and P2 initially as shown in Step # 2, proceed as in Steps # 3
and # 4. This time, however, the output will not change until the spacing
is too short. Record time as tSl 4.
APPROXIMATE K_uz_o.........A_n ...T TMITS EXPECTED
PARAMETERS READINGS LIMITS ........ m_¢m
tSl I and tSl 5
tSl 2 and tSl 4
50 ns
35 ns
0 - 95 ns
0 - 60 ns
COMMENTS :
10% _/
CIRCUIT TYPE : F-4
TEST NUMBER : 13
TEST TITLE: Time to Set a Logic Zero State
TEST CONDITIONS:
i. Connect 3.5 volts to pin (3) and ground to pin (8) and pin (9).
2. Ground pins (i), (4), and (5).
3. Connect pins (2) and i0 to the oscilloscope.
4. Connect pulse generator to pins (2) and (7). The pulse module connected to
pin (2) will be referred to as PI and the module to pin (7) as P2"
SCHEMATIC:
To Oscilloscope J
P.G.
_3.5 volts
PI_ _-- 2P2 _ 1
10
m
9
8
7
>To Oscilloscope
TEST PROCEDURE :
i. Adjust the pulse modules as shown below.
P2
2. Increase the pulse spacing until the output of pin (I0) changes state.
Record the time between PI and P2 at which the output last did not change
as ts0 2 .
D 6 CIRCUIT TYPE: F-4
TEST NUMBER: 13
TEST PROCEDURE CONTINUED:
e
4.
5.
6.
Interchange connections on pin (2) and (4).
Proceed as in Steps # i and # 2. Record time as ts04.
Connects3.0 volts on pins (2), (4), and (5). Connect pin (I) and PI"
Proceed as in Steps # i and # 2, except this time the circuit will change
states with each clock pulse until PI and P2 are far enough apart to cause
the circuit to be in one state only.
7. Record the time between end of PI and be_innin_ of P2 as-_ts01"
8. Interchange connections on pin(s) (i) and (5). Proceed as in Step # 6
and # 7. Record time as _S05"
APPROXIMATE READINGS AND LIMITS EXPECTED
PARAMETERS READINGS LIMITS DURING _=cT_.
COMMENTS :
PI
P2 _
